Efficient Design and Implementation of Channelized Reconnaissance Receiver

被引:0
|
作者
Zhou, Xinxing [1 ]
Cai, Quanwang [1 ]
Wang, Zheng [1 ]
Wen, Fei [1 ]
Qiu, Yaoming [1 ]
机构
[1] CSIC, 722 Res Inst, Wuhan 430205, Hubei, Peoples R China
关键词
wideband channelized receiver; polyphase filter bank; FPGA; oversampling factor;
D O I
10.1145/3290420.3290478
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The traditional wideband digital channelized receiver in electronic warfare has problems of large amount of data, occupying too much computing resources and complex realization. In order to solve these problems, an optimization design method for channelization based on high processing rate is proposed. Firstly the mathematical model of channelization with arbitrary oversampling factor is derived theoretically, and the appropriate oversampling factor is chosen to establish the polyphase architecture. Secondly the polyphase filter bank is optimized to run at higher rate and all the operations of the channelization are designed to work at the same rate. The proposed method is successfully implemented on the hardware, and the result shows that the method is correct and easy to implement. Additionally its processing speed is fast and the computing resources are saved as well.
引用
收藏
页码:294 / 298
页数:5
相关论文
共 50 条
  • [1] Design and FPGA Implementation of a Digital Channelized Receiver
    Tian, Qian
    Jiang, Anping
    Bi, Bo
    2022 IEEE 2ND INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND SOFTWARE ENGINEERING (ICICSE 2022), 2022, : 200 - 204
  • [2] Research on Encoder of Digital Channelized Reconnaissance Receiver
    Jiang Haiqing
    Tang Puzhao
    Guan Wenshuo
    FIFTH INTERNATIONAL CONFERENCE ON DIGITAL IMAGE PROCESSING (ICDIP 2013), 2013, 8878
  • [3] False Response Analysis of Channelized Reconnaissance Receiver
    Liang, Ruihai
    Yang, Lijun
    Zhang, Xiaofa
    Yuan, Naichang
    ISAPE 2008: THE 8TH INTERNATIONAL SYMPOSIUM ON ANTENNAS, PROPAGATION AND EM THEORY, PROCEEDINGS, VOLS 1-3, 2008, : 1360 - 1362
  • [4] Design and FPGA Implementation of a Novel Efficient FRM-Based Channelized Receiver Structure
    Zhang, Wenxu
    Yao, Yushuang
    Zhao, Zhongkai
    Zhao, Wentong
    He, Junxi
    IEEE ACCESS, 2019, 7 : 114778 - 114787
  • [5] Design and Implementation of Partial Shared Digital Channelized Receiver
    Lei Shi
    Zhen Huang
    Xuefeng Feng
    Journal of Beijing Institute of Technology, 2021, 30 (02) : 186 - 193
  • [6] Design and Implementation of Partial Shared Digital Channelized Receiver
    Shi L.
    Huang Z.
    Feng X.
    Journal of Beijing Institute of Technology (English Edition), 2021, 30 (02): : 186 - 193
  • [7] Design and Implementation of 2.4Gsps Digital Channelized Receiver
    Yang Yuchen
    Xiang Haisheng
    2018 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS (APMC), 2018, : 809 - 811
  • [8] Research on the Parameter Measurement Methods of Digital Channelized Reconnaissance Receiver
    Jiang Haiqing
    Gao Meiguo
    Sun Guohong
    Tang Puzhao
    SUSTAINABLE CONSTRUCTION MATERIALS AND COMPUTER ENGINEERING, 2012, 346 : 578 - 583
  • [9] THE IMPLEMENTATION OF CHANNELIZED RECEIVER THROUGH FPGA
    Huang Xiaohong
    Xu Xianyin
    FIFTH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER THEORY AND ENGINEERING (ICACTE 2012), 2012, : 809 - 816
  • [10] Integrated design on digital channelized reconnaissance and jamming
    Song, Libing
    Chen, Xinnian
    Guo, Bo
    Proceedings of 2011 IEEE CIE International Conference on Radar, RADAR 2011, 2011, 1 : 238 - 241