Design of a MEMS-Based Oscillator Using 180nm CMOS Technology

被引:6
|
作者
Roy, Sukanta [1 ]
Ramiah, Harikrishnan [1 ]
Reza, Ahmed Wasif [1 ]
Lim, Chee Cheow [1 ]
Ferrer, Eloi Marigo [2 ]
机构
[1] Univ Malaya, Dept Elect Engn, Kuala Lumpur 50603, Fed Territory O, Malaysia
[2] Univ Malaya, Dept Elect Engn, Kuala Lumpur 50603, Fed Territory O, Malaysia
来源
PLOS ONE | 2016年 / 11卷 / 07期
关键词
PHASE NOISE; MODE;
D O I
10.1371/journal.pone.0158954
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
Micro-electro mechanical system (MEMS) based oscillators are revolutionizing the timing industry as a cost effective solution, enhanced with more features, superior performance and better reliability. The design of a sustaining amplifier was triggered primarily to replenish MEMS resonator's high motion losses due to the possibility of their 'system-on-chip' integrated circuit solution. The design of a sustaining amplifier observing high gain and adequate phase shift for an electrostatic clamp-clamp (C-C) beam MEMS resonator, involves the use of an 180nm CMOS process with an unloaded Q of 1000 in realizing a fixed frequency oscillator. A net 122dB Omega transimpedance gain with adequate phase shift has ensured 17.22MHz resonant frequency oscillation with a layout area consumption of 0.121 mm(2) in the integrated chip solution, the sustaining amplifier draws 6.3mW with a respective phase noise of -84dBc/Hz at 1kHz offset is achieved within a noise floor of -103dB(C)/Hz. In this work, a comparison is drawn among similar design studies on the basis of a defined figure of merit (FOM). A low phase noise of 1kHz, high figure of merit and the smaller size of the chip has accredited to the design's applicability towards in the implementation of a clock generative integrated circuit. In addition to that, this complete silicon based MEMS oscillator in a monolithic solution has offered a cost effective solution for industrial or biomedical electronic applications.
引用
收藏
页数:19
相关论文
共 50 条
  • [41] Design and implementation of Phase Locked Loop on 180nm Technology node
    Hokrani, Sanjana
    Thanuja, T. C.
    Kumarasmuny, K., V
    2018 4TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,
  • [42] Design and Optimization of Silicon JFET in 180nm RF/BiCMOS Technology
    Shi, Yun
    Rassel, Robert M.
    Phelps, Richard A.
    Rainey, BethAnn
    Dunn, Jim
    Harame, David
    2010 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2010, : 86 - 89
  • [43] Charging Interface based on an LDO Regulator for a Li-Ion Battery in 180nm CMOS Technology
    El Attafi, Abdelhafid
    Ouremchi, Mounir
    El Khadiri, Karim
    Qjidaa, Hassan
    Jamil, Mohammed Ouazzani
    PROCEEDINGS OF 2021 9TH INTERNATIONAL RENEWABLE AND SUSTAINABLE ENERGY CONFERENCE (IRSEC), 2021, : 9 - 12
  • [44] Design of Baseband Digital Delta-Sigma Modulators in 180nm CMOS
    Varona, J.
    Velazquez, R.
    Tecpoyotl, M.
    IEEE LATIN AMERICA TRANSACTIONS, 2015, 13 (05) : 1272 - 1278
  • [45] A Novel 8.4 GHz, High Speed and Low Power Design of Programmable Divider in 180nm CMOS Technology
    Purohit, Smita
    Nirmal, Uma
    2019 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT COMMUNICATION AND COMPUTATIONAL TECHNIQUES (ICCT), 2019, : 192 - 195
  • [46] Design of a Wideband Differential LNA Based In CMOS 180 nm Technology
    Joshi, Kamlesh
    Mandal, Mrinal Kanti
    Mandal, Pradip
    2021 IEEE MTT-S INTERNATIONAL MICROWAVE AND RF CONFERENCE (IMARC), 2021,
  • [47] Arithmetic Unit Design Using 180nm TSV-based 3D Stacking Technology
    Ouyang, J.
    Sun, G.
    Chen, Y.
    Duan, L.
    Zhang, T.
    Xie, Y.
    Irwin, M. J.
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 194 - 197
  • [48] Implant Optimization for a 180nm BCD Technology
    Greenwood, B.
    Kimball, J.
    Sridaran, S.
    Truong, K.
    Lee, A.
    Menon, S.
    Gambino, J. P.
    Jastrzebski, L.
    Nadudvari, G.
    Roszol, L.
    Nagy, M.
    Molnar, G.
    Kiss, Z.
    Pongracz, A.
    Byrnes, J.
    2019 30TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2019,
  • [49] Performance of Digital Adder Architectures in 180nm CMOS Standard-Cell Technology
    Pilato, Luca
    Saponara, Sergio
    Fanucci, Luca
    2016 21ST INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS (AE), 2016, : 210 - 213
  • [50] Performance Analysis Comparison of 4-2 Compressors in 180nm CMOS Technology
    Kumar, Manish
    Nath, Jonali
    INTERNATIONAL CONFERENCE ON MATERIALS, ALLOYS AND EXPERIMENTAL MECHANICS (ICMAEM-2017), 2017, 225