ePlace-MS: Electrostatics-Based Placement for Mixed-Size Circuits

被引:88
作者
Lu, Jingwei [1 ]
Zhuang, Hao [1 ]
Chen, Pengwen [2 ]
Chang, Hongliang [3 ]
Chang, Chin-Chih [3 ]
Wong, Yiu-Chung [3 ]
Sha, Lu [3 ]
Huang, Dennis [3 ]
Luo, Yufeng [3 ]
Teng, Chin-Chi [3 ]
Cheng, Chung-Kuan [1 ]
机构
[1] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA
[2] Natl Chung Hsing Univ, Dept Appl Math, Taichung 402, Taiwan
[3] Cadence Design Syst Inc, San Jose, CA 95134 USA
基金
美国国家科学基金会;
关键词
Analytic placement; electrostatic analogy; fast Fourier transform (FFT); Lipschitz constant; Nesterov's method; nonlinear optimization; Poisson's equation; preconditioning; spectral methods; GLOBAL PLACEMENT; VLSI PLACEMENT; OPTIMIZATION; ALGORITHM; PACKING; DESIGNS;
D O I
10.1109/TCAD.2015.2391263
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose an electrostatics-based placement algorithm for large-scale mixed-size circuits (ePlace-MS). ePlace-MS is generalized, flat, analytic and nonlinear. The density modeling method eDensity is extended to handle the mixed-size placement. We conduct detailed analysis on the correctness of the gradient formulation and the numerical solution, as well as the rationale of dc removal and the advantages over prior density functions. Nesterov's method is used as the nonlinear solver, which shows high yet stable performance over mixed-size circuits. The steplength is set as the inverse of Lipschitz constant of the gradient function, while we develop a backtracking method to prevent overestimation. An approximated nonlinear preconditioner is developed to minimize the topological and physical differences between large macros and standard cells. Besides, we devise a simulated annealer to legalize the layout of macros and use a second-phase global placement to reoptimize the standard cell layout. All the above innovations are integrated into our mixed-size placement prototype ePlace-MS, which outperforms all the related works in literature with better quality and efficiency. Compared to the leading-edge mixed-size placer NTUplace3, ePlace-MS produces up to 22.98% and on average 8.22% shorter wirelength over all the 16 modern mixed-size benchmark circuits with the same runtime.
引用
收藏
页码:685 / 698
页数:14
相关论文
共 46 条
[1]  
Abadir K. M., 2005, MATRIX ALGEBRA, V1
[2]  
[Anonymous], 1983, SOV MATH DOKL
[3]  
Chan T., 2005, P ISPD, P185
[4]  
Chan T. R., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P212, DOI 10.1145/1123008.1123055
[5]   MP-trees: A packing-based macro placement algorithm for modern mixed-size designs [J].
Chen, Tung-Chieh ;
Yuh, Ping-Hung ;
Chang, Yao-Wen ;
Huang, Fwu-Juh ;
Liu, Tien-Yueh .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (09) :1621-1634
[6]   NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints [J].
Chen, Tung-Chieh ;
Jiang, Zhe-Wei ;
Hsu, Tien-Chang ;
Chen, Hsin-Chen ;
Chang, Yao-Wen .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (07) :1228-1240
[7]  
Eisenmann H, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P269, DOI 10.1109/DAC.1998.724480
[8]  
Garey M. R., 1976, Theoretical Computer Science, V1, P237, DOI 10.1016/0304-3975(76)90059-1
[9]  
Gi-Joon Nam, 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design
[10]  
Han S.K., 2011, SLIP, P1