Cost-effective low-power graphics processing unit for handheld devices

被引:2
作者
Nam, Byeong-Gyu [1 ]
Lee, Jeabin [1 ]
Kim, Kwanho [1 ]
Lee, Seungjin [1 ]
Yoo, Hoi-Jun [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Taejon 305701, South Korea
关键词
D O I
10.1109/MCOM.2008.4481355
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Cost-effective handheld graphics processing units are discussed in the aspects of performance, memory bandwidth, power, and area requirements. The proposed RamP architecture has special features of cost-effective low-power arithmetic units, memory bandwidth reduction, and dynamic power management schemes for handheld GPUs. The detailed design of RamP-VI is explained as an example of the RamP architecture. It adopts logarithmic arithmetic for power and area efficiency, and has a triple-domain power management scheme to minimize power consumption at a given performance level. The proposed GPU shows peak performance of 141 Mvertices/s and 52.4 mW power consumption when it operates at 60 frames/s. It shows 17.5 percent performance improvement and 50.5 percent power reduction compared to the latest work.
引用
收藏
页码:152 / 159
页数:8
相关论文
共 9 条
  • [1] Itsy: Stretching the bounds of mobile computing
    Hamburgen, WR
    Wallach, DA
    Viredaz, MA
    Brakmo, LS
    Waldspurger, CA
    Bartlett, JF
    Mann, T
    Farkas, KI
    [J]. COMPUTER, 2001, 34 (04) : 28 - +
  • [2] KAMEYAMA M, 2003, P ACM SIGGRAPH EUROG, P60
  • [3] NAM BG, 2007, ISSCC FEB, P278
  • [4] A low-power unified arithmetic unit for programmable handheld 3-D graphics systems
    Nam, Byeong-Gyu
    Kim, Hyejung
    Yoo, Hoi-Jun
    [J]. PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 535 - 538
  • [5] A 7.1-GB/s low-power rendering engine in 2-D array-embedded memory logic CMOS for portable multimedia system
    Park, YH
    Han, SH
    Lee, JH
    Yoo, HJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (06) : 944 - 955
  • [6] A 155-mW 50-mvertices/s graphics processor with fixed-point programmable vertex shader for mobile applications
    Sohn, JH
    Woo, JH
    Lee, MW
    Kim, HJ
    Woo, R
    Yoo, HJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (05) : 1081 - 1091
  • [7] A 210-mW graphics LSI implementing full 3-D pipeline with 264 Mtexels/s texturing for mobile multimedia applications
    Woo, R
    Choi, S
    Sohn, JH
    Song, SJ
    Yoo, HJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (02) : 358 - 367
  • [8] An 80/20-MHz 160-mW multimedia processor integrated with embedded DRAM, MPEG-4 accelerator, and 3-D rendering engine for mobile applications
    Yoon, CW
    Woo, R
    Kook, J
    Lee, SJ
    Lee, K
    Yoo, HJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (11) : 1758 - 1767
  • [9] YU CH, 2006, IEEE INT SOL STAT CI, P408