Sleep Transistors to Improve the Process Variability and Soft Error Susceptibility

被引：0

作者：

Zimpeck, Alexandra L. ^{[1
,2
]}

Meinhardt, Cristina ^{[3
]}

Artola, Laurent ^{[2
]}

Hubert, Guillaume ^{[2
]}

Kastensmidt, Fernanda L. ^{[1
]}

Reis, Ricardo ^{[1
]}

机构：

[1] Univ Fed Rio Grande Sul UFRGS, Inst Informat, PPGC PGMicro, Porto Alegre, RS, Brazil

[2] Univ Toulouse, ONERA DPHY, Toulouse, France

[3] Univ Fed Santa Catarina UFSC, Dept Informat & Estat, Florianopolis, SC, Brazil

来源：

2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS) | 2019年

关键词：

FinFET; reliability; soft error; process variability; mitigation; microelectronics; ASAP7;

D O I：

10.1109/icecs46596.2019.8965045

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper evaluates the potential of using the sleep transistor in FinFET logic cells to mitigate the process variability effects and the soft error susceptibility. The insertion of a sleep transistor improves up to 40.6% the delay variability and up to 12.4% the power variability. Moreover, the design with a sleep transistor became all logic cells investigated free of faults, independently of the supply voltage applied in the design.

引用

页码：582 / 585

页数：4

共 50 条

[1] Process Variability Effect on Soft Error Rate by Characterization of Large Number of Samples
Gasiot, Gilles
Castelnovo, Alexandro
Glorieux, Maximilien
Abouzeid, Fady
Clerc, Sylvain
Roche, Philippe
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (06) : 2914 - 2919
[2] Impact of Aging Phenomena on Soft Error Susceptibility
Rossi, Daniele
Omana, Martin
Metra, Cecilia
Paccagnella, Alessandro
2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 18 - 24
[3] SOI FinFET Soft Error Upset Susceptibility and Analysis
Oldiges, P.
Rodbell, K. P.
Gordon, M.
Massey, J. G.
Stawiasz, K.
Murray, C.
Tang, H.
Kim, K.
Muller, K. P.
2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
[4] Modeling soft-error susceptibility for IP blocks
Aitken, R
Hold, B
11th IEEE International On-Line Testing Symposium, 2005, : 70 - 73
[5] Impact of Bias Temperature Instability on Soft Error Susceptibility
Rossi, Daniele
Omana, Martin
Metra, Cecilia
Paccagnella, Alessandro
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (04) : 743 - 751
[6] Impact of Aging on Soft Error Susceptibility in CMOS Circuits
Shah, Ambika Prasad
Girard, Patrick
2020 26TH IEEE INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2020), 2020,
[7] Technologies to further reduce soft error susceptibility in SOI
Oldiges, P.
Dennard, R.
Heidel, D.
Ning, T.
Rodbell, K.
Tang, H.
Gordon, M.
Wissel, L.
2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 375 - +
[8] Investigation of process impact on soft error susceptibility of nanometric SRAMs using a compact critical charge model
Jahinuzzaman, Shah M.
Sharifkhani, Mohammad
Sachdev, Manoj
ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 207 - 212
[9] INTERNIGHT VARIABILITY IN THE SLEEP CONSOLIDATION PROCESS
Pennestri, Marie-Helene
Burdayron, Rebecca
Beliveau, Marie-Julie
Dubois-Comtois, Karine
SLEEP, 2019, 42
[10] Modeling Soft-Error Reliability Under Variability
Balakrishnan, Aneesh
Medeiros, Guilherme Cardoso
Gursoy, Cemil Cem
Hamdioui, Said
Jenihhin, Maksim
Alexandrescu, Dan
34TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT 2021), 2021,

← 1 2 3 4 5 →