Experimental Stress Characterization and Numerical Simulation for Copper Pumping Analysis of Through-Silicon Vias

被引：5

作者：

Liu, Xi ^{[1
,2
]}

Thadesar, Paragkumar A. ^{[2
]}

Taylor, Christine L. ^{[1
]}

Kunz, Martin ^{[3
]}

Tamura, Nobumichi ^{[3
]}

Bakir, Muhannad S. ^{[2
]}

Sitaraman, Suresh K. ^{[1
]}

机构：

[1] Georgia Inst Technol, George W Woodruff Sch Mech Engn, Atlanta, GA 30332 USA

[2] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA

[3] Lawrence Berkeley Natl Lab, Adv Light Source, Berkeley, CA 94720 USA

来源：

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2016年 / 6卷 / 07期

关键词：

Copper pumping; finite-element analysis; synchrotron X-ray diffraction; through-silicon vias (TSVs); TSV; WAFER;

D O I：

10.1109/TCPMT.2015.2507164

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

In this paper, a 3-D thermomechanical model of through-silicon vias (TSVs) has been analyzed and verified with in situ microscale strain measurements by synchrotron X-ray microdiffraction. Thereafter, a comprehensive stress/strain analysis on copper pumping and back-end-of-line (BEOL) cracking issues has been carried out. In addition, a design-of-experiments-based approach has been used to understand the effect of various parameters on copper pumping and BEOL stress. The results show that the smaller TSV diameter and thinner silicon die help reduce the copper pumping and thus mitigate BEOL stress.

引用

页码：995 / 1001

页数：7

共 50 条

[41] Through-Silicon Vias: Drivers, Performance, and Innovations
Thadesar, Paragkumar A.
Gu, Xiaoxiong
Alapati, Ramakanth
Bakir, Muhannad S.
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (07): : 1009 - 1019
[42] Towards Ultrasonic Through-Silicon Vias (UTSV)
Kuo, Justin
Hoople, Jason
Ardanuc, Serhan
Lal, Amit
2014 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS), 2014, : 483 - 486
[43] A study of thermo-mechanical stress and its impact on through-silicon vias
Ranganathan, N.
Prasad, K.
Balasubramanian, N.
Pey, K. L.
JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2008, 18 (07)
[44] Three-Dimensional Simulation for the Reliability and Electrical Performance of Through-Silicon Vias
Filipovic, L.
Rudolf, F.
Baer, E.
Evanschitzky, P.
Lorenz, J.
Roger, F.
Singulani, A.
Minixhofer, R.
Selberherr, S.
2014 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2014, : 341 - 344
[45] Application of Orthogonal Experimental Design for the interfacial reliability of Through-Silicon Vias structure
Li, Ganglong
Luo, Honglong
Zhu, Wenhui
2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 1351 - 1355
[46] Shallow trench isolation structure design for through-silicon vias stress reduction
Wang, Fengjuan
Liu, Suiyang
Yin, Xiangkun
Yu, Ningmei
Yang, Yuan
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2022, 35 (04)
[47] Analytical estimates of stress around a doubly periodic arrangement of through-silicon vias
Udupa, Anirudh
Subbarayan, Ganesh
Koh, Cheng-Kok
MICROELECTRONICS RELIABILITY, 2013, 53 (01) : 63 - 69
[48] Experimental and Numerical Investigation of Mechanical Properties of Electroplating Copper Filled in Through Silicon Vias
Wu, Wei
Qin, Fei
An, Tong
Chen, Pei
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (01): : 23 - 30
[49] Observations of Copper (Cu) Transport in Through-Silicon Vias (TSV) Structure by Electrical Characterization for its Reliability Evaluation
Chan, Jiawei Marvin
Tan, Chuan Seng
Lee, Kheng Chooi
Cheng, Xu
Kanert, Werner
2017 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2017,
[50] Electrical Modeling and Analysis of Polymer-Cavity Through-Silicon Vias
Liu, Xiaoxian
Zhu, Zhangming
Yang, Yintang
Lu, Qijun
Yin, Xiangkun
Liu, Yang
2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,

← 1 2 3 4 5 →