Experimental Stress Characterization and Numerical Simulation for Copper Pumping Analysis of Through-Silicon Vias

被引：5
作者：
Liu, Xi [1 ,2 ]
Thadesar, Paragkumar A. [2 ]
Taylor, Christine L. [1 ]
Kunz, Martin [3 ]
Tamura, Nobumichi [3 ]
Bakir, Muhannad S. [2 ]
Sitaraman, Suresh K. [1 ]
机构：
[1] Georgia Inst Technol, George W Woodruff Sch Mech Engn, Atlanta, GA 30332 USA
[2] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
[3] Lawrence Berkeley Natl Lab, Adv Light Source, Berkeley, CA 94720 USA
来源：
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2016年 / 6卷 / 07期
关键词：
Copper pumping; finite-element analysis; synchrotron X-ray diffraction; through-silicon vias (TSVs); TSV; WAFER;
D O I：
10.1109/TCPMT.2015.2507164
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
In this paper, a 3-D thermomechanical model of through-silicon vias (TSVs) has been analyzed and verified with in situ microscale strain measurements by synchrotron X-ray microdiffraction. Thereafter, a comprehensive stress/strain analysis on copper pumping and back-end-of-line (BEOL) cracking issues has been carried out. In addition, a design-of-experiments-based approach has been used to understand the effect of various parameters on copper pumping and BEOL stress. The results show that the smaller TSV diameter and thinner silicon die help reduce the copper pumping and thus mitigate BEOL stress.
引用
收藏
页码：995 / 1001
页数：7
相关论文
共 50 条
  • [11] Investigations on the pumping behaviors of copper filler in Through-Silicon-vias (TSV)
    Su, Fei
    Yao, Ruixia
    Li, Tenghui
    Pan, Xiaoxu
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 2073 - 2079
  • [12] Effects of Copper Plasticity on the Induction of Stress in Silicon from Copper Through-Silicon Vias (TSVs) for 3D Integrated Circuits
    Backes, Benjamin
    McDonough, Colin
    Smith, Larry
    Wang, Wei
    Geer, Robert E.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (01): : 53 - 62
  • [13] Effects of Copper Plasticity on the Induction of Stress in Silicon from Copper Through-Silicon Vias (TSVs) for 3D Integrated Circuits
    Benjamin Backes
    Colin McDonough
    Larry Smith
    Wei Wang
    Robert E. Geer
    Journal of Electronic Testing, 2012, 28 : 53 - 62
  • [14] Towards Ultrasonic Through-Silicon Vias (UTSV)
    Kuo, Justin
    Hoople, Jason
    Ardanuc, Serhan
    Lal, Amit
    2014 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS), 2014, : 483 - 486
  • [15] Through-Silicon Vias: Drivers, Performance, and Innovations
    Thadesar, Paragkumar A.
    Gu, Xiaoxiong
    Alapati, Ramakanth
    Bakir, Muhannad S.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (07): : 1009 - 1019
  • [16] Experimental and Numerical Investigation of Mechanical Properties of Electroplating Copper Filled in Through Silicon Vias
    Wu, Wei
    Qin, Fei
    An, Tong
    Chen, Pei
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (01): : 23 - 30
  • [17] Shallow trench isolation structure design for through-silicon vias stress reduction
    Wang, Fengjuan
    Liu, Suiyang
    Yin, Xiangkun
    Yu, Ningmei
    Yang, Yuan
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2022, 35 (04)
  • [18] EFFECTS OF ANNEALING PROCESS ON MICROSTRUCTURE EVOLUTION AND PROTRUSION OF COPPER FILLED IN THROUGH-SILICON VIAS
    Chen Si
    Qin Fei
    An Tong
    Wang Ruiming
    Zhao Jingyi
    ACTA METALLURGICA SINICA, 2016, 52 (02) : 202 - 208
  • [19] Stress evaluation of Through-Silicon Vias using micro-infrared photoelasticity and finite element analysis
    Su, Fei
    Lan, Tianbao
    Pan, Xiaoxu
    OPTICS AND LASERS IN ENGINEERING, 2015, 74 : 87 - 93
  • [20] Fast Calculation of Electromagnetic Interference by Through-Silicon Vias
    Rong, Aosheng
    Cangellaris, Andreas C.
    Ling, Feng
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 2094 - 2098
12345