ASIC Implementation of Cairo University SPARC "CUSPARC" Embedded Processor

被引：3
|
作者：
Suleiman, Amr A. Z. [1 ]
Khedr, Alhassan F. [1 ]
Habib, S. E. -D. [1 ]
机构：
[1] Cairo Univ, Fac Engn, Elect & Commun Dept, Cairo, Egypt
来源：
2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS | 2010年
关键词：
D O I：
10.1109/ICM.2010.5696182
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Cairo University SPARC "CUSPARC" processor is an IP embedded processor core conforming to SPARC V8 ISA. CUSPARC is fully developed at Cairo University and is the first Egyptian processor. In this paper, the ASIC Implementation and Verification of the CUSPARC processor is described at 130nm technology node. CUSPARC scores a typical clock frequency of 260MHz, power dissipation of 0.11 mW/MHz and power Efficiency of 8.78 DMIPS/mW, which makes it very suitable for embedded and real-time systems.
引用
收藏
页码：439 / 442
页数：4
相关论文
共 50 条
  • [41] Implementation of adaptive feed-forward algorithm on embedded PowerPC405 processor for FLASH accelerator
    Szewinski, Jaroslaw
    Jalmuzna, Wojciech
    Koprek, Waldemar
    Pozniak, Krzysztof
    Romaniuk, Ryszard
    EUROCON 2007: THE INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL, VOLS 1-6, 2007, : 2511 - 2514
  • [42] Implementation of 4-Bit Data Transmission for Accessing SD Card with FPGA Embedded Soft Processor
    Ujjan, Gul Munir
    Malik, Abdul
    Ahmed, Shakil
    Abdullah, Mohd Zaid
    PROCEEDINGS OF 2019 4TH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION TECHNOLOGY (ICIIT 2019), 2019, : 67 - 72
  • [43] Design and Implementation of Ethernet Based Embedded Network Controller using ARM 7(LPC2148) Processor
    Chaure, Ravindra
    Pande, N. A.
    2016 WORLD CONFERENCE ON FUTURISTIC TRENDS IN RESEARCH AND INNOVATION FOR SOCIAL WELFARE (STARTUP CONCLAVE), 2016,
  • [44] Implementation of Reed Solomon Encoder on Low-Latency Embedded FPGA in Flexible SoC based on ARM Processor
    Saidi, Hajer
    Turki, Mariem
    Marrakchi, Zied
    Obeid, Abdulfattah
    Abid, Mohamed
    2020 16TH INTERNATIONAL WIRELESS COMMUNICATIONS & MOBILE COMPUTING CONFERENCE, IWCMC, 2020, : 1347 - 1352
  • [45] A Low-power ASIC Implementation of Multi-core OpenSPARC T1 Processor on 90nm CMOS Process
    Phuc-Vinh Nguyen
    Thi-Thu-Trang Tran
    Phuoc-Loc Diep
    Duc-Hung Le
    2018 IEEE 12TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2018), 2018, : 95 - 100
  • [46] Implementation of Integrating a High Resolution Time-to-Digital Converter with an Embedded Processor System on Low-Cost FPGA
    Chen, Wei-Da
    Zhang, You-Chen
    Liang, Hui-Yu
    2019 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2019, : 97 - 98
  • [47] ASIC Implementation of Efficient 512-Neuron 256K-Synapses Digital Neuromorphic Processor with On-Chip Encoding in 22nmFDX
    Ghonem, Ahmed Zaky
    Tawfik, Eslam Yahya
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [48] Modeling, implementation, and analysis of XRCE-DDS applications in distributed multi-processor real-time embedded systems
    Dehnavi, Saeid
    Goswami, Dip
    Koedam, Martijn
    Nelson, Andrew
    Goossens, Kees
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1148 - 1151
  • [49] A Design and Implementation Method for Embedded Systems using Communicating Sequential Processes with an Event-Driven and Multi-Thread Processor
    Mizutani, Ryo
    Ohmori, Kenji
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON CYBERWORLDS, 2012, : 221 - 225
  • [50] Efficient parallel implementation of Gaussian Mixture Model background subtraction algorithm on an embedded multi-core Digital Signal Processor*
    Bariko, Smail
    Arsalane, Assia
    Klilou, Abdessamad
    Abounada, Abdelouahed
    COMPUTERS & ELECTRICAL ENGINEERING, 2023, 110
12345