A low-voltage low-power sigma-delta modulator for broadband analog-to-digital conversion

被引:80
作者
Nam, KY [1 ]
Lee, SM
Su, DK
Wooley, BA
机构
[1] Stanford Univ, Ctr Integrated Syst, Stanford, CA 94305 USA
[2] Atheros Commun Inc, Sunnyvale, CA 94085 USA
关键词
analog-digital conversion; CMOS analog integrated circuits; low-power electronics; low-voltage analog circuits; mixed analog-digital integrated circuits; oversampling A/D converters; power minimization; sigma-delta modulation; switched-capacitor circuits;
D O I
10.1109/JSSC.2005.852161
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A cascade of sigma-delta modulator stages that employ a feedforward architecture to reduce the signal ranges required at the integrator inputs and outputs has been used to implement a broadband, high-resolution oversampling CMOS analog-to-digital converter capable of operating from low-supply voltages. An experimental prototype of the proposed architecture has been integrated in a 0.25-mu m CMOS technology and operates from an analog supply of only 1.2 V. At a sampling rate of 40 MSamples/sec, it achieves a dynamic range of 96 dB for a 1.25-MHz signal bandwidth. The analog power dissipation is 44 mW.
引用
收藏
页码:1855 / 1864
页数:10
相关论文
共 9 条
[1]   Linearity enhancement of multibit Delta Sigma and D/A converters using data weighted averaging [J].
Baird, RT ;
Fiez, TS .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :753-762
[2]   A 10-B, 20 M-SAMPLE/S, 35-MW PIPELINE A/D CONVERTER [J].
CHO, TB ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) :166-172
[3]   Very low-voltage digital-audio ΔΣ modulator with 88-dB dynamic range using local switch bootstrapping [J].
Dessouky, M ;
Kaiser, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) :349-355
[4]   A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8x oversampling ratio [J].
Fujimori, I ;
Longo, L ;
Hairapetian, A ;
Seiyama, K ;
Kosic, S ;
Cao, J ;
Chan, SL .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (12) :1820-1828
[5]   A 64-MHz clock-rate ΣΔ ADC with 88-dB SNDR and-105-dB IM3 distortion at a 1.5-MHz signal frequency [J].
Gupta, SK ;
Fong, V .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) :1653-1661
[6]   High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ΔΣ ADCs for broad-band applications [J].
Hamoui, AA ;
Martin, KW .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (01) :72-85
[7]   Wideband low-distortion delta-sigma ADC topology [J].
Silva, J ;
Moon, U ;
Steensgaard, J ;
Temes, GC .
ELECTRONICS LETTERS, 2001, 37 (12) :737-738
[8]   A 2.5-V sigma-delta modulator for broadband communications applications [J].
Vleugels, K ;
Rabii, S ;
Wooley, BA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (12) :1887-1899
[9]  
WILLIAMS LA, 1992, P 1992 IEEE INT S CI, P2148