Reconfigurable processors for handhelds and wearables:: Application analysis

被引：6

作者：

Enzler, R ^{[1
]}

Platzner, M ^{[1
]}

Plessl, C ^{[1
]}

Thiele, L ^{[1
]}

Tröster, G ^{[1
]}

机构：

[1] Swiss Fed Inst Technol, Swiss Fed Inst Technol, CH-8092 Zurich, Switzerland

来源：

RECONFIGURABLE TECHNOLOGY: FPGAS AND RECONFIGURABLE PROCESSORS FOR COMPUTING AND COMMUNICATIONS III | 2001年 / 4525卷

关键词：

benchmarking; handhelds; wearables; processor simulator; dynamically reconfigurable processor;

D O I：

10.1117/12.434376

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we present the analysis of applications from the domain of handheld and wearable computing. This analysis is the first step to derive and evaluate design parameters for dynamically reconfigurable processors. We discuss the selection of representative benchmarks for handhelds and wearables and group the applications into multimedia, communications, and cryptography programs. We simulate the applications on a cycle-accurate processor simulator and gather statistical data such as instruction mix, cache hit rates and memory requirements for an embedded processor model. A breakdown of the executed cycles into different functions identifies the most compute-intensive code sections - the kernels. Then, we analyze the applications and discuss parameters that strongly influence the design of dynamically reconfigurable processors. Finally, we outline the construction of a parameterizable simulation model for a reconfigurable unit that is attached to a processor core.

引用

页码：135 / 146

页数：12

共 18 条

[1]

[Anonymous], P INT S MICR MICRO

[2] The RAW benchmark suite: Computation structures for general purpose computing [J].

Babb, J ;

Frank, M ;

Lee, V ;

Waingold, E ;

Barua, R ;

Taylor, M ;

Kim, J ;

Devabhaktuni, S ;

Agarwal, A .

5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 1997, :134-143

[3]

Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]

[4]

Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810

[5] The Garp architecture and C compiler [J].

Callahan, TJ ;

Hauser, JR ;

Wawrzynek, J .

COMPUTER, 2000, 33 (04) :62-+

[6]

EYRE J, 1999, P INT C SIGN PROC AP

[7] The Chimaera reconfigurable functional unit [J].

Hauck, S ;

Fry, TW ;

Hosler, MM ;

Kao, JP .

5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 1997, :87-96

[8]

Hennessy J. L, 2012, COMPUTER ARCHITECTUR

[9]

KUMAR S, 2000, P FPGA 00, P126

[10]

Miyamori T, 1999, IEICE T INF SYST, VE82D, P389

← 1 2 →