An efficient VLSI architecture and FPGA implementation of the Finite Ridgelet Transform

被引：9

作者：

Chandrasekaran, Shrutisagar ^{[1
]}

Amira, Abbes ^{[1
]}

Shi Minghua ^{[2
]}

Bermak, Amine ^{[2
]}

机构：

[1] Brunel Univ, Sch Engn & Design, London, England

[2] Univ Sci & Technol, Dept Elect & Elect Engn, Kowloon, Hong Kong, Peoples R China

来源：

JOURNAL OF REAL-TIME IMAGE PROCESSING | 2008年 / 3卷 / 03期

关键词：

Finite Ridgelet Transform; Finite Radon Transform; Wavelets; FPGA; VLSI; ASIC; Image processing;

D O I：

10.1007/s11554-008-0081-1

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In this paper, an efficient architecture for the Finite Ridgelet Transform (FRIT) suitable for VLSI implementation based on a parallel, systolic Finite Radon Transform (FRAT) and a Haar Discrete Wavelet Transform (DWT) sub-block, respectively is presented. The FRAT sub-block is a novel parametrisable, scalable and high performance core with a time complexity of O(p(2)), where p is the block size. Field Programmable Gate Array (FPGA) and Application Specific Integrated Circuit (ASIC) implementations are carried out to analyse the performance of the FRIT core developed.

引用

页码：183 / 193

页数：11

共 50 条

[31] Efficient Architecture for Implementation of Hermite Interpolation on FPGA
George, Gibin Chacko
Moitra, Abhishek
Caculo, Sriyash
Prince, A. Amalin
2018 CONFERENCE ON DESIGN AND ARCHITECTURES FOR SIGNAL AND IMAGE PROCESSING (DASIP), 2018, : 7 - 12
[32] Memory-efficient architecture of circle Hough transform and its FPGA implementation for iris localisation
Kumar, Vineet
Asati, Abhijit
Gupta, Anu
IET IMAGE PROCESSING, 2018, 12 (10) : 1753 - 1761
[33] An Efficient VLSI Architecture for Computation of Discrete Fractional Fourier Transform
Kailash Chandra Ray
M. V. N. V. Prasad
Anindya Sundar Dhar
Journal of Signal Processing Systems, 2018, 90 : 1569 - 1580
[34] An Efficient VLSI Architecture for Computation of Discrete Fractional Fourier Transform
Ray, Kailash Chandra
Prasad, M. V. N. V.
Dhar, Anindya Sundar
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2018, 90 (11): : 1569 - 1580
[35] Image fusion based on finite ridgelet transform
Liu, Kun
Guo, Lei
Li, Hui-Hui
Chang, Wei-Wei
Guangdianzi Jiguang/Journal of Optoelectronics Laser, 2007, 18 (11): : 1382 - 1385
[36] The curvelet transform based on finite ridgelet transform for image denoising
Zhang, P
Ni, L
2004 7TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS 1-3, 2004, : 978 - 981
[37] Efficient VLSI implementation of embedded zerotree wavelet for picture transform
Bhatt, A
Periwal, P
INDICON 2005 Proceedings, 2005, : 111 - 114
[38] The Finite Ridgelet Transform for Defeat Detection of Quill
Liu, Hongjiang
Wang, Renhuang
Ming, Junfeng
Li, Xuecong
EQUIPMENT MANUFACTURING TECHNOLOGY AND AUTOMATION, PTS 1-3, 2011, 317-319 : 915 - 918
[39] Digital Image Forensics with Finite Ridgelet Transform
Ozparlak, Levent
Avcibas, Ismail
2009 IEEE 17TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE, VOLS 1 AND 2, 2009, : 475 - 478
[40] VLSI Implementation of Discrete Wavelet Transform using Systolic Array Architecture
Sumanth, S. Sankar
Kutty, K. A. Narayanan
Advances in Computer and Informatiom Sciences and Engineering, 2008, : 467 - 472

← 1 2 3 4 5 →