An improved transmission line pulsing (TLP) setup for electrostatic discharge (ESD) testing in semiconductor devices and ICs

被引：2

作者：

Lee, JC ^{[1
]}

Young, R ^{[1
]}

Liou, JJ ^{[1
]}

Croft, GD ^{[1
]}

Bernier, JC ^{[1
]}

机构：

[1] IBM Corp, RF Analog SiGe BiCMOS Device Modeling Grp, Burlington, VT USA

来源：

ICMTS 2001: PROCEEDINGS OF THE 2001 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES | 2001年

关键词：

D O I：

10.1109/ICMTS.2001.928668

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Transmission line pulsing (TLP) is a useful technique to characterize electrostatic discharge (ESD) events in semiconductor devices. The pulse waveforms generated by a typical TLP setup, however, are often distorted and oscillatory, In this paper, a new and simple experimental setup is developed to improve the shape of the TLP waveforms and thus to increase the effectiveness of the TLP technique. Experimental results obtained from the conventional and improved setups are presented and compared.

引用

页码：233 / 238

页数：6

共 15 条

[1] An improved experimental setup for electrostatic discharge (ESD) measurements based on transmission line pulsing technique
Lee, JC
Young, R
Liou, JJ
Croft, GD
Bernier, JC
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2001, 50 (06) : 1808 - 1814
[2] Transmission Line Pulse Setup for Electrostatic Discharge Robustness Testing of the Semiconductor Devices
Kuznetsov, V. V.
Andreev, V. V.
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 2024, 67 (02) : 268 - 273
[3] An electrostatic discharge failure mechanism in semiconductor devices, with applications to electrostatic discharge measurements using transmission line pulsing technique
Lee, JC
Hoque, A
Croft, GD
Liou, JJ
Young, R
Bernier, JC
SOLID-STATE ELECTRONICS, 2000, 44 (10) : 1771 - 1781
[4] Evaluation on ESD robustness of UPS diode and TFT device by transmission line pulsing (TLP) technique
Ker, MD
Tseng, TK
Yang, SC
Shih, A
Tsai, YM
2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 88 - 91
[5] Transmission line pulsing tester for on-chip ESD protection testing
Piatek, Z.
Pleskacz, W. A.
Kolodziejski, J. F.
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 595 - +
[6] Modeling and measurement approaches for electrostatic discharge in semiconductor devices and ICs: an overview
Lee, JC
Croft, GD
Liou, JJ
Young, WR
Bernier, J
MICROELECTRONICS RELIABILITY, 1999, 39 (05) : 579 - 593
[7] Constant energy device test for electrostatic discharge (ESD) of semiconductor devices
Greason, WD
Bulach, S
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1997, 33 (01) : 286 - 297
[8] Analysis of the charge transfer of models for electrostatic discharge (ESD) and semiconductor devices
Greason, WD
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1996, 32 (03) : 726 - 734
[9] Transmission-line pulse ESD testing of ICs: A new beginning
Henry, L.G. (leogesd@pacbell.net), 2001, Geological Society of Norway (18):
[10] Investigation of Turn-On Speeds of Electrostatic Discharge Protection Devices Using Transmission-Line Pulsing Technique
Huo, M. X.
Han, Y.
Dong, S. R.
Liou, J. J.
Ding, K. B.
Du, X. Y.
Cui, Q.
Huang, D. H.
2008 2ND IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1-3, 2008, : 601 - 606

← 1 2 →