Design of a Compact Ternary Parallel Adder/Subtractor Circuit in Quantum Computing

被引：10
|
作者：
Lisa, Nusrat Jahan [1 ]
Babu, Hafiz Md Hasan [2 ]
机构：
[1] Ahasnaullah Univ Sci & Technol, Dept Comp Sci & Engn, Dhaka, Bangladesh
[2] Univ Dhaka, Dept Comp Sci & Engn, Dhaka 1000, Bangladesh
来源：
2015 IEEE 45TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC | 2015年
关键词：
Quantum Computing; Quantum Logic; Ternary Peres Gate; Adder/Subtractor Circuit; Garbage Outputs; LOGIC;
D O I：
10.1109/ISMVL.2015.23
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we present an optimized design for the quantum ternary adder/subtractor circuit. We propose the design of quantum Ternary Peres Gate (TPG). The design of our proposed quantum ternary adder/subtractor circuit consists of two parts: a) Firstly, it has the design of a quantum ternary full-adder circuit using the proposed TPG gates; and b) Secondly, it designs the proposed adder/subtractor circuit by using the constructed full-adder in a) and M-S gates. We also propose a heuristic to design a compact ternary adder/subtractor circuit. Our circuits perform much better than the existing ones.
引用
收藏
页码：36 / 41
页数：6
相关论文
共 50 条
  • [31] The mathematics of a quantum Hamiltonian computing half adder Boolean logic gate
    Dridi, G.
    Julien, R.
    Hliwa, M.
    Joachim, C.
    NANOTECHNOLOGY, 2015, 26 (34) : 1DUMMMY
  • [32] Compact Modeling of SiGe HBTs for Design of Cryogenic Control and Readout Circuits for Quantum Computing
    Ying, Hanbin
    Rao, Sunil G.
    Teng, Jeffrey W.
    Frounchi, Milad
    Muller, Markus
    Jin, Xiaodi
    Schroter, Michael
    Cressler, John D.
    2020 IEEE BICMOS AND COMPOUND SEMICONDUCTOR INTEGRATED CIRCUITS AND TECHNOLOGY SYMPOSIUM (BCICTS), 2020,
  • [33] On some Basic Aspects of Ternary Reversible and Quantum Computing
    Moraga, Claudio
    2014 IEEE 44TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2014), 2014, : 178 - 183
  • [34] Design of Optical Reversible Hybrid Adder-Subtractor Device Using Mach-Zehnder Interferometers for WDM Applications
    Chauhan C.
    Kaushik B.K.
    Kumar S.
    Journal of Optical Communications, 2022, 43 (04) : 539 - 548
  • [35] Design of Quantum Computing Circuits
    Thapliyal, Himanshu
    Munoz-Coreas, Edgard
    IT PROFESSIONAL, 2019, 21 (06) : 22 - 26
  • [36] Reversible binary subtractor design using quantum dot-cellular automata
    Das, Jadav Chandra
    De, Debashis
    FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2017, 18 (09) : 1416 - 1429
  • [37] Design of plasmonic half-adder and half-subtractor circuits employing nonlinear effect in Mach-Zehnder interferometer
    Kumar, Santosh
    Singh, Lokendra
    Raghuwanshi, Sanjeev Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (01) : 139 - 147
  • [38] An elementary optical logic circuit for quantum computing: a review
    Ankur Saharia
    Ravi Kumar Maddila
    Jalil Ali
    Preecha Yupapin
    Ghanshyam Singh
    Optical and Quantum Electronics, 2019, 51
  • [39] An elementary optical logic circuit for quantum computing: a review
    Saharia, Ankur
    Maddila, Ravi Kumar
    Ali, Jalil
    Yupapin, Preecha
    Singh, Ghanshyam
    OPTICAL AND QUANTUM ELECTRONICS, 2019, 51 (07)
  • [40] Novel Optimized Designs of Modulo 2n+1 Adder for Quantum Computing
    Gaur, Bhaskar
    Thapliyal, Himanshu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (09) : 1759 - 1763
12345