Tunneling Field-Effect Transistor: Capacitance Components and Modeling

被引:200
作者
Yang, Yue [1 ]
Tong, Xin [1 ]
Yang, Li-Tao [1 ]
Guo, Peng-Fei [1 ]
Fan, Lu [1 ]
Yeo, Yee-Chia [1 ]
机构
[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117576, Singapore
基金
新加坡国家研究基金会;
关键词
Modeling; parasitic capacitance; tunneling field-effect transistor (TFET);
D O I
10.1109/LED.2010.2047240
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report a numerical simulation study of gate capacitance components in a tunneling field-effect transistor (TFET), showing key differences in the partitioning of gate capacitance between the source and drain as compared with a MOSFET. A compact model for TFET capacitance components, including parasitic and inversion capacitances, was built and calibrated with computer-aided design data. This model should be useful for further investigation of performance of circuits containing TFETs. The dependence of gate-drain capacitance C-gd on drain design and gate length was further investigated for reduction of switching delay in TFETs.
引用
收藏
页码:752 / 754
页数:3
相关论文
共 19 条
[1]   Comparing carbon nanotube transistors - The ideal choice: A novel tunneling device design [J].
Appenzeller, J ;
Lin, YM ;
Knoch, J ;
Chen, ZH ;
Avouris, P .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) :2568-2576
[2]   Vertical tunnel field-effect transistor [J].
Bhuwalka, KK ;
Sedlmaier, S ;
Ludsteck, AK ;
Tolksdorf, A ;
Schulze, J ;
Eisele, I .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (02) :279-282
[3]   Low-voltage green transistor using ultra shallow junction and hetero-tunneling [J].
Bowonder, Anupama ;
Patel, Pratik ;
Jeon, Kanghoon ;
Oh, Jungwoo ;
Majhi, Prashant ;
Tseng, Hsing-Huang ;
Hu, Chenming .
EXTENDED ABSTRACTS 2008 INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY, 2008, :93-96
[4]  
Chen Z, 2008, INT EL DEVICES MEET, P509
[5]  
CHENG YH, 1999, MOSFET MODELING BSIM, P182
[6]   Novel tunneling devices with multi-functionality [J].
Choi, Woo Young ;
Lee, Jong Duk ;
Park, Byung-Gook .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (4B) :2622-2625
[7]   Fabrication, Optimization and Application of Complementary Multiple-Gate Tunneling FETs [J].
Fulde, M. ;
Heigl, A. ;
Weis, M. ;
Wirnshofer, M. ;
Arnim, K. V. ;
Nirschl, Th. ;
Sterkel, M. ;
Knoblinger, G. ;
Hansch, W. ;
Wachutka, G. ;
Schmitt-Landsiedel, D. .
2008 2ND IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1-3, 2008, :579-+
[8]  
IONCSCU AM, 2008, P INT S VLSI TECHN S, P72
[9]  
Kim SH, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P178
[10]   Performance Comparison Between p-i-n Tunneling Transistors and Conventional MOSFETs [J].
Koswatta, Siyuranga O. ;
Lundstrom, Mark S. ;
Nikonov, Dmitri E. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (03) :456-465