Average power in digital CMOS circuits using least square estimation

被引:5
|
作者
Murugavel, AK [1 ]
Ranganathan, N [1 ]
Chandramouli, R [1 ]
Chavali, S [1 ]
机构
[1] Univ S Florida, Ctr Microelect Res, Dept Comp Sci & Engn, Tampa, FL 33620 USA
关键词
D O I
10.1109/ICVD.2001.902663
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Power estimation is an important issue in digital VLSI circuit design. The estimation of average power dissipation of a circuit through exhaustive simulation is impractical due to the large number of primary inputs and their combinations. In this paper, two algorithms based on least square estimation are proposed for determining the average power dissipation in CMOS circuits. Least square estimation converges faster by attempting to minimize the mean square error value during each iteration. Two approaches namely, the square estimation, are investigated. The proposed methods are distribution independent in terms of the input samples, unbiased and point estimation based. Experimental results for the MCNC '91 and the ISCAS '89 benchmark circuits are presented. While the sequential least square algorithm performs comparable with the Monte-Carlo method, the recursive least square method converges up to 12 times faster than the Monte-Carlo technique.
引用
收藏
页码:215 / 220
页数:6
相关论文
共 50 条
  • [41] Accurate power estimation for sequential CMOS circuits using graph-based methods
    Leeser, M
    Ohm, V
    VLSI DESIGN, 2001, 12 (02) : 187 - 203
  • [42] An effective algorithm for average power estimation of CMOS sequential circuit
    Li, YP
    Tang, PS
    Zhao, WQ
    CHINESE JOURNAL OF ELECTRONICS, 2003, 12 (01): : 65 - 70
  • [43] ESTIMATION OF POWER DISSIPATION IN CMOS COMBINATIONAL-CIRCUITS USING BOOLEAN FUNCTION MANIPULATION
    DEVADAS, S
    KEUTZER, K
    WHITE, J
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (03) : 373 - 383
  • [44] An activity monitor for power/performance tuning of CMOS digital circuits
    Rius, J
    Pineda, J
    Meijer, M
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 187 - 196
  • [45] Fast power loss calculation for digital static CMOS circuits
    Gavrilov, S
    Glebov, A
    Rusakov, S
    Blaauw, D
    Jones, L
    Vijayan, G
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 411 - 415
  • [46] An Activity Monitor for Power/Performance Tuning of CMOS Digital Circuits
    Rius, Josep
    Meijer, Maurice
    de Gyvez, Jose Pineda
    JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (01) : 80 - 86
  • [47] Experimental analysis of power estimation models of CMOS VLSI circuits
    Ishihara, T
    Yasuura, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (03) : 480 - 486
  • [48] Power and Area Estimation of Discrete Filters in CMOS Integrated Circuits
    Kirei, Botond Sandor
    Farcas, Calin
    Topa, Marina Dana
    2019 SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, ARRANGEMENTS, AND APPLICATIONS (SPA 2019), 2019, : 67 - 70
  • [49] Machine Learning Based Power Estimation for CMOS VLSI Circuits
    Govindaraj, V
    Arunadevi, B.
    APPLIED ARTIFICIAL INTELLIGENCE, 2021, 35 (13) : 1043 - 1055
  • [50] A new approach on power estimation of CMOS sequential logic circuits
    Zhu, N
    Zhou, RD
    Yang, XZ
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 488 - 491