Average power in digital CMOS circuits using least square estimation

被引:5
|
作者
Murugavel, AK [1 ]
Ranganathan, N [1 ]
Chandramouli, R [1 ]
Chavali, S [1 ]
机构
[1] Univ S Florida, Ctr Microelect Res, Dept Comp Sci & Engn, Tampa, FL 33620 USA
关键词
D O I
10.1109/ICVD.2001.902663
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Power estimation is an important issue in digital VLSI circuit design. The estimation of average power dissipation of a circuit through exhaustive simulation is impractical due to the large number of primary inputs and their combinations. In this paper, two algorithms based on least square estimation are proposed for determining the average power dissipation in CMOS circuits. Least square estimation converges faster by attempting to minimize the mean square error value during each iteration. Two approaches namely, the square estimation, are investigated. The proposed methods are distribution independent in terms of the input samples, unbiased and point estimation based. Experimental results for the MCNC '91 and the ISCAS '89 benchmark circuits are presented. While the sequential least square algorithm performs comparable with the Monte-Carlo method, the recursive least square method converges up to 12 times faster than the Monte-Carlo technique.
引用
收藏
页码:215 / 220
页数:6
相关论文
共 50 条
  • [31] Power estimation of cell-based CMOS circuits
    Bogliolo, A
    Benini, L
    Ricco, B
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 433 - 438
  • [32] Short circuit power estimation of static CMOS circuits
    Jung, SH
    Baek, JH
    Kim, SY
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 545 - 549
  • [33] Quantifying Error in Dynamic Power Estimation of CMOS Circuits
    Puneet Gupta
    Andrew B. Kahng
    Swamy Muddu
    Analog Integrated Circuits and Signal Processing, 2005, 42 : 253 - 264
  • [34] Event-driven power estimation of CMOS circuits
    Tsai, WC
    Shung, CB
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1997, 7 (05) : 471 - 482
  • [35] Quantifying error in dynamic power estimation of CMOS circuits
    Gupta, P
    Kahng, AB
    Muddu, S
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 42 (03) : 253 - 264
  • [36] Delay time estimation model for large digital CMOS circuits
    Kim, DW
    Choi, TY
    VLSI DESIGN, 2000, 11 (02) : 161 - 173
  • [37] Power system static state estimation using a least winsorized square robust estimator
    Vedik, Basetti
    Chandel, Ashwani Kumar
    NEUROCOMPUTING, 2016, 207 : 457 - 468
  • [38] Power system harmonic estimation using biogeography hybridized recursive least square algorithm
    Singh, Santosh Kumar
    Sinha, Nabangshu
    Goswami, Arup Kumar
    Sinha, Nidul
    INTERNATIONAL JOURNAL OF ELECTRICAL POWER & ENERGY SYSTEMS, 2016, 83 : 219 - 228
  • [39] Digital CMOS Circuits
    Emilio, Maurizio Di Paolo
    ELECTRONICS WORLD, 2014, 120 (1937): : 38 - 39
  • [40] Parameters estimation for RL electrical circuits based on least square and Bayesian approach
    Farnoosh, R.
    Nabati, P.
    Hajirajabi, A.
    COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2012, 31 (06) : 1711 - 1725