Chip-scale packaging is ready for prime time

被引：0
作者：
Monticelli, D
机构：
来源：
ELECTRONIC DESIGN | 2001年 / 49卷 / 03期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：46 / 46
页数：1
相关论文
共 50 条
[31]   Terahertz Chip-scale Systems [J].
Sengupta, Kaushik ;
Saeidi, Hooman ;
Lu, Xuyang ;
Venkatesh, Suresh ;
Wu, Xue .
2020 EUROPEAN CONFERENCE ON OPTICAL COMMUNICATIONS (ECOC), 2020,
[32]   Chip-scale GaN integration [J].
Li, K. H. ;
Fu, W. Y. ;
Choi, H. W. .
PROGRESS IN QUANTUM ELECTRONICS, 2020, 70
[33]   Flip chip micropallet technology - A chip-scale chip [J].
Goetz, M .
1998 INTERNATIONAL CONFERENCE ON MULTICHIP MODULES AND HIGH DENSITY PACKAGING, PROCEEDINGS, 1998, :526-530
[34]   Chip-scale frequency synthesizer [J].
Noriaki Horiuchi .
Nature Photonics, 2017, 11 :141-141
[35]   Chip-Scale Molecular Clock [J].
Wang, Cheng ;
Yi, Xiang ;
Mawdsley, James ;
Kim, Mina ;
Hu, Zhi ;
Zhang, Yaqing ;
Perkins, Bradford ;
Han, Ruonan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (04) :914-926
[36]   Chip-scale Terahertz Systems [J].
Sengupta, Kaushik .
TERAHERTZ EMITTERS, RECEIVERS, AND APPLICATIONS X, 2019, 11124
[37]   Chip-scale atomic devices [J].
Kitching, John .
APPLIED PHYSICS REVIEWS, 2018, 5 (03)
[38]   The observation and simulation of Sn-Ag-Cu solder solidification in chip-scale packaging [J].
Keun-Soo Kim ;
Katsuaki Suganuma ;
Chi-Won Hwang ;
Jong-Min Kim .
JOM, 2004, 56 :39-43
[39]   Wafer-level chip-scale packaging for low-end RF products [J].
Bartek, M ;
Zilber, B ;
Teomin, D ;
Polyakov, A ;
Sinaga, S ;
Mendes, PM ;
Burghartz, JN .
2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Digest of Papers, 2004, :41-44
[40]   The observation and simulation of Sn-Ag-Cu solder solidification in chip-scale packaging [J].
Kim, KS ;
Suganuma, K ;
Kim, JM ;
Hwang, CW .
JOM, 2004, 56 (06) :39-43
12345