Parallel Erasure Coding: Exploring Task Parallelism in Erasure Coding for Enhanced Bandwidth and Energy Efficiency

被引:0
作者
Chen, Hsing-Hung [1 ]
Fu, Song [2 ]
机构
[1] Los Alamos Natl Lab, High Performance Comp Design Grp, Los Alamos, NM 87545 USA
[2] Univ North Texas, Dept Comp Sci & Engn, Denton, TX 76203 USA
来源
2016 IEEE INTERNATIONAL CONFERENCE ON NETWORKING ARCHITECTURE AND STORAGE (NAS) | 2016年
关键词
Erasure coding; Parallel I/O; Task parallelism; Workload distribution; Storage system; Power consumption;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Very large data sets within the range of megabytes to terabytes generated daily from checkpoint-and-restart processes are seen in today's scientific simulations. Reliability and durability are two important factors to build an archive storage system. Erasure code based object storage systems are becoming popular choices for archive storage systems due to cost-effective storage space saving schemes and higher fault-resilience capabilities. Both erasure code encoding and decoding procedures involve heavy array, matrix, and table-lookup compute intensive operations. Current solutions of the erasure coding process are based on single process approach which is not capable of processing very large data sets efficient and effectively. In this paper, we address the bottleneck problem of single process erasure encoding by leveraging task parallelism offered by multi-core computers. We add parallel processing capability to the erasure coding process. More specifically, we develop a parallel erasure coding software, called parEC. It explores the MPI run time parallel I/O environment and integrates data placement process for distributing encoded data blocks to destination storage devices. We evaluate the performance of parEC in terms of both encoding throughput and energy efficiency. We also compare the performance of two task scheduling algorithms for parEC. Our experimental results show parEC can significantly reduce the encoding time (i.e., by 74.06%-96.86%) and energy consumption (i.e., by 73.57%-96.86%), and Demand-based Workload Assignment (DBWA) algorithm can a high system utilization (i.e., 95.23%).
引用
收藏
页数:4
相关论文
共 17 条
  • [1] Behzad Babak, 2014, P ACM INT S HIGH PER
  • [2] Chen Hsing-bung, 2015, P IEEE INT C NETW AR
  • [3] Chen Hsing-bung, 2012, P IEEE INT C CLUST C
  • [4] Chen Hsing-bung, PAREC PARALLEL SCAL
  • [5] Chen Hsing-bung, PARALLEL WORKLOADS B
  • [6] Chen Hsing-bung, 2013, INNOVATIVE PARALLEL
  • [7] Chu Xiaowen, 2015, P IEEE C COMP ICC
  • [8] Debains Corentin, 2010, EVALUZATION EVALUATI
  • [9] Fu Song, 2015, P IEEE INT PERF COMP
  • [10] Gibraltar, 2011, CONCURRENCY COMPUTIN