Dynamical analysis, sliding mode synchronization of a fractional-order memristor Hopfield neural network with parameter uncertainties and its non-fractional-order FPGA implementation

被引:36
作者
Rajagopal, Karthikeyan [1 ]
Tuna, Murat [2 ]
Karthikeyan, Anitha [1 ]
Koyuncu, Ismail [3 ]
Duraisamy, Prakash [1 ]
Akgul, Akif [4 ]
机构
[1] Def Univ, Ctr Nonlinear Dynam, Bishoftu, Ethiopia
[2] Kirklareli Univ, Tech Sci Vocat Sch, Dept Elect, TR-39000 Kirklareli, Turkey
[3] Afyon Kocatepe Univ, Dept Elect & Elect Engn, TR-03200 Afyon, Turkey
[4] Sakarya Univ Appl Sci, Dept Elect & Elect Engn, TR-54050 Sakarya, Turkey
关键词
CHAOTIC SYSTEMS; NONLINEAR DYNAMICS; STABILITY ANALYSIS; CIRCUIT-DESIGN; TIME; GENERATOR; EQUILIBRIUM; OSCILLATOR; HARDWARE;
D O I
10.1140/epjst/e2019-900005-8
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Recent developments in the applications of neural networks in various engineering and technology applications have motivated researchers to study the nonlinear behavior of such networks. In this work we investigate a fractional-order Hopfield neural network with memristor synaptic weight. The dynamical properties of the proposed system are examined and the memristor neural network shows hyperchaotic attractors in fractional orders with hidden oscillations. We also propose an adaptive sliding mode control technique to synchronize the proposed fractional-order systems with uncertainties. Numerical simulations are derived to show the effectiveness of the synchronization algorithm. Moreover, the designed chaotic memristor Hopfield neural network system is realized on FPGA using the 4th-order Runge-Kutta (RK4) numerical algorithm. The FPGA-based chaotic memristor HNN is coded in VHDL using the 32-bit IEEE-754-1985 floating point standard. The chaotic memristor neural network designed on FPGA is synthesized and tested using Xilinx ISE. The chip statistics of Xilinx XC6VLX240T-1-FF1156 kit obtained from Place & Route operation for the designed RK4-based system is presented. The operating frequency of newly modeled FPGA-based memristor neural network chaotic signal generator is 231.616 MHz.
引用
收藏
页码:2065 / 2080
页数:16
相关论文
共 77 条
[1]   Chaos-based engineering applications with a 3D chaotic system without equilibrium points [J].
Akgul, Akif ;
Calgan, Haris ;
Koyuncu, Ismail ;
Pehlivan, Ihsan ;
Istanbullu, Ayhan .
NONLINEAR DYNAMICS, 2016, 84 (02) :481-495
[2]   A novel high speed Artificial Neural Network-based chaotic True Random Number Generator on Field Programmable Gate Array [J].
Alcin, Murat ;
Koyuncu, Ismail ;
Tuna, Murat ;
Varan, Metin ;
Pehlivan, Ihsan .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (03) :365-378
[3]   Hardware design and implementation of a novel ANN-based chaotic generator in FPGA [J].
Alcin, Murat ;
Pehlivan, Ihsan ;
Koyuncu, Ismail .
OPTIK, 2016, 127 (13) :5500-5505
[4]  
[Anonymous], MATH PROBLEMS ENG
[5]   A new auto-switched chaotic system and its FPGA implementation [J].
Azzaz, Mohamed Salah ;
Tanougast, Camel ;
Sadoudi, Said ;
Fellah, Rabiai ;
Dandache, Abbas .
COMMUNICATIONS IN NONLINEAR SCIENCE AND NUMERICAL SIMULATION, 2013, 18 (07) :1792-1804
[6]  
Butcher JC, 2008, NUMERICAL METHODS OR
[7]   A novel chaos-based encryption algorithm over TCP data packet for secure communication [J].
Cavusoglu, Unal ;
Akgul, Akif ;
Kacar, Sezgin ;
Pehlivan, Ihsan ;
Zengin, Ahmet .
SECURITY AND COMMUNICATION NETWORKS, 2016, 9 (11) :1285-1296
[8]   MEMRISTIVE DEVICES AND SYSTEMS [J].
CHUA, LO ;
KANG, SM .
PROCEEDINGS OF THE IEEE, 1976, 64 (02) :209-223
[9]   MEMRISTOR - MISSING CIRCUIT ELEMENT [J].
CHUA, LO .
IEEE TRANSACTIONS ON CIRCUIT THEORY, 1971, CT18 (05) :507-+
[10]   Lyapunov exponents of a class of piecewise continuous systems of fractional order [J].
Danca, Marius-F. .
NONLINEAR DYNAMICS, 2015, 81 (1-2) :227-237