Tantalum-gate thin-film SOI nMOS and pMOS for low-power applications

被引:29
|
作者
Shimada, H [1 ]
Hirano, Y [1 ]
Ushiki, T [1 ]
Ino, K [1 ]
Ohmi, T [1 ]
机构
[1] TOHOKU UNIV,GRAD SCH ENGN,DEPT ELECT ENGN,SENDAI,MIYAGI 98077,JAPAN
关键词
D O I
10.1109/16.641359
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The threshold voltages of thin-film fully-depleted silicon-on-insulator (FDSOI) nMOS and pMOS have been controlled by employing tantalum (Ta) as the gate materials. Ta-gate FDSOI MOSFET's have excellent threshold voltage control for 1.0 V application on low impurity concentration SOI layers in both nMOS and pMOS. The low-temperature processing after the gate oxidation step leads to good on/off characteristics in Ta-gate SOI MOSFET's because of no reaction between Ta gate electrode and SiO2 gate insulator. This technology makes it possible to drastically decrease the number of the process steps for CMOS fabrication, because the same gate material is available for both nMOS and pMOS.
引用
收藏
页码:1903 / 1907
页数:5
相关论文
共 50 条
  • [1] Design of a Thin-Film Thermoelectric Generator for Low-Power Applications
    Korotkov A.S.
    Loboda V.V.
    Dzyubanenko S.V.
    Bakulin E.M.
    Russian Microelectronics, 2019, 48 (5) : 326 - 334
  • [2] LOW-POWER THIN-FILM MEMORY
    KRIESSMAN, CJ
    MATCOVIC.TJ
    FLANNERY, WE
    IEEE TRANSACTIONS ON COMMUNICATION AND ELECTRONICS, 1964, 83 (74): : 519 - &
  • [3] Interfacial Oxidized Gate Insulators for Low-Power Oxide Thin-Film Transistors
    Kang, In Hye
    Hwang, Sang Ho
    Baek, Young Jo
    Kim, Seo Gwon
    Han, Ye Lin
    Kang, Min Su
    Woo, Jae Geun
    Lee, Jong Mo
    Yu, Eun Seong
    Bae, Byung Seong
    ACS OMEGA, 2021, 6 (04): : 2717 - 2726
  • [4] Crossover Logic: A Low-Power Topology for Unipolar Dual-Gate Thin-Film Technologies
    De Roose, Florian
    Genoe, Jan
    Dehaene, Wim
    Myny, Kris
    IEEE SOLID-STATE CIRCUITS LETTERS, 2019, 2 (07): : 49 - 52
  • [5] Thin-film devices for low power applications
    Monfra, S.
    Fenouillet-Beranger, C.
    Bidal, G.
    Boeuf, F.
    Denorme, S.
    Huguenin, J. L.
    Samson, M. P.
    Loubet, N.
    Hartmann, J. M.
    Campidelli, Y.
    Destefanis, V.
    Arvet, C.
    Benotmane, K.
    Clement, L.
    Faynot, O.
    Skotnicki, T.
    SOLID-STATE ELECTRONICS, 2010, 54 (02) : 90 - 96
  • [6] Low-Power Bootstrapped Rail-to-Rail Logic Gates for Thin-Film Applications
    Papadopoulos, Nikolas P.
    Lee, Czang-Ho
    Tari, Alireza
    Wong, William S.
    Sachdev, Manoj
    JOURNAL OF DISPLAY TECHNOLOGY, 2016, 12 (12): : 1539 - 1546
  • [7] Reliable tantalum-gate fully-depleted-SOI MOSFET technology featuring low-temperature processing
    Ushiki, T
    Yu, MC
    Hirano, Y
    Shimada, H
    Morita, M
    Ohmi, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (09) : 1467 - 1472
  • [8] LOW-POWER AC THIN-FILM EL DISPLAY.
    Kuwata, Jun
    Fujita, Yosuke
    Tohda, Takao
    Nishikawa, Masahiro
    Matsuoka, Tomizo
    Tsukada, Takashi
    Abe, Atsushi
    National technical report, 1987, 33 (01): : 124 - 131
  • [9] Double-gate SOI devices for low-power and high-performance applications
    Roy, K
    Mahmoodi, H
    Mukhopadhyay, S
    Ananthan, H
    Bansal, A
    Cakici, T
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 217 - 224
  • [10] Analytical modelling and simulation of single-gate SOI TFET for low-power applications
    Samuel, T. S. Arun
    Balamurugan, N. B.
    Bhuvaneswari, S.
    Sharmila, D.
    Padmapriya, K.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2014, 101 (06) : 779 - 788