Capacitor Voltage Ripple Reduction of Hybrid Balanced Two-Leg Five-Level Neutral Point Clamped Inverter

被引：0
作者：
Wodajo, Eshet T. [1 ]
Elbuluk, Malik [1 ]
Choi, Seungdeog [2 ]
Abu-Rub, Haitham [3 ]
机构：
[1] Univ Akron, Dept Elect & Comp Engn, Akron, OH 44325 USA
[2] Mississippi State Univ, Dept Elect & Comp Engn, Starkville, MS USA
[3] Texas A&M Univ, Dept Elect & Comp Engn, Doha, Qatar
来源：
2020 THIRTY-FIFTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2020) | 2020年
关键词：
hybrid balancing; capacitor voltage balancing; multilevel inverter; neutral point clamped (NPC); active balancing; soft balancing; five-level inverter;
D O I：
10.1109/apec39645.2020.9124222
中图分类号：
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号：
0807 ; 0820 ;
摘要：
This paper proposes customization for a hybrid balancing scheme to reduce capacitor voltage ripple in a two-leg five-level neutral point clamped inverter. This customization introduces modulation changes in two regions of the hybrid balancing scheme. Following these changes, the active balancing control target options are re-evaluated to better suit the voltage ripple reduction objective. The paper outlines the backgrounds of changes and alternatives regarding the improvisation being adapted. Lastly, the applicability of the improvisations is demonstrated using a comparative Matlab-Simulink simulation of a two-leg five-level transistor clamped inverter under transient and steady-state conditions.
引用
收藏
页码：2474 / 2480
页数：7
相关论文
共 12 条
[1]   Voltage balancing control of diode-clamped multilevel converters with passive front-ends [J].
Busquets-Monge, Sergio ;
Alepuz, Salvador ;
Bordonau, Josep ;
Peracaula, Juan .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (04) :1751-1758
[2]   Enhanced DC-Link Capacitor Voltage Balancing Control of DC-AC Multilevel Multileg Converters [J].
Busquets-Monge, Sergio ;
Maheshwari, Ramkrishan ;
Nicolas-Apruzzese, Joan ;
Lupon, Emili ;
Munk-Nielsen, Stig ;
Bordonau, Josep .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (05) :2663-2672
[3]   Pulsewidth Modulations for the Comprehensive Capacitor Voltage Balance of n-Level Two-Leg Diode-Clamped Converters [J].
Busquets-Monge, Sergio ;
Alepuz, Salvador ;
Rocabert, Joan ;
Bordonau, Josep .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2009, 24 (08) :1951-1959
[4]  
Chibani R., 2011, ASIAN POWER ELECT J, V5, P1
[5]   A New DC-Voltage-Balancing Circuit Including a Single Coupled Inductor for a Five-Level Diode-Clamped PWM Inverter [J].
Hasegawa, Kazunori ;
Akagi, Hirofumi .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2011, 47 (02) :841-852
[6]   Hybrid PWM Strategy of SVPWM and VSVPWM for NPC Three-Level Voltage-Source Inverter [J].
Jiang, Wei-dong ;
Du, Shao-wu ;
Chang, Liu-chen ;
Zhang, Yi ;
Zhao, Qin .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2010, 25 (10) :2607-2619
[7]   Generalized PWM-Based Method for Multiphase Neutral-Point-Clamped Converters With Capacitor Voltage Balance Capability [J].
Lopez, Iraide ;
Ceballos, Salvador ;
Pou, Josep ;
Zaragoza, Jordi ;
Andreu, Jon ;
Ibarra, Edorta ;
Konstantinou, Georgios .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2017, 32 (06) :4878-4890
[8]   A Flexible Discontinuous Modulation Scheme With Hybrid Capacitor Voltage Balancing Strategy for Three-Level NPC Traction Inverter [J].
Mukherjee, Sarbani ;
Giri, Santu K. ;
Banerjee, Subrata .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2019, 66 (05) :3333-3343
[9]   Multilevel Converters: An Enabling Technology for High-Power Applications [J].
Rodriguez, Jose ;
Franquelo, Leopoldo G. ;
Kouro, Samir ;
Leon, Jose I. ;
Portillo, Ramon ;
Martin Prats, M. ;
Perez, Marcelo A. .
PROCEEDINGS OF THE IEEE, 2009, 97 (11) :1786-1817
[10]   Voltage-Balancing Circuit Based on a Resonant Switched-Capacitor Converter for Multilevel Inverters [J].
Sano, Kenichiro ;
Fujita, Hideaki .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2008, 44 (06) :1768-1776
12