Single Phase Symmetrical and Asymmetrical Design of Multilevel Inverter Topology with Reduced Number of Switches

被引:19
作者
Siddique, Marif Daula [1 ]
Mustafa, Asif [1 ]
Sarwar, Adil [2 ]
Mekhilef, Saad [1 ]
Shah, Noraisyah Binti Mohamed [1 ]
Seyedamahmousian, Mehdi [3 ]
Stojcevski, Alex [3 ]
Horan, Ben [4 ]
Ogura, Koki [5 ]
机构
[1] Univ Malaya, Power Elect & Renewable Energy Res Lab, Kuala Lumpur, Malaysia
[2] Aligarh Muslim Univ, Dept Elect Engn, Aligarh, Uttar Pradesh, India
[3] Swinburne Univ, Sch Software & Elect Engn, Melbourne, Vic, Australia
[4] Deakin Univ, Sch Engn, Geelong, Vic, Australia
[5] Kyushu Sangyo Univ, Fac Sci & Engn, Dept Elect Engn, Fukuoka, Japan
来源
2018 IEEMA ENGINEER INFINITE CONFERENCE (ETECHNXT) | 2018年
关键词
Multilevel inverter; symmetrical; asymmetrical; H-bridge; fundamental frequency switching; total harmonic distortion; VOLTAGE;
D O I
10.1109/ETECHNXT.2018.8385334
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multilevel Inverters have shaped a new trend of importance in industry and research. A new topology of multilevel inverter is proposed in this paper which can be operated in symmetrical and asymmetrical modes. The proposed topology produces 7-level and 13-level staircase output voltage waveform for symmetrical and asymmetrical configuration respectively using only 10 switches. The gate signals for the different switches are produced employing the fundamental frequency switching technique. The topology achieves better performance using a lower minimum number of components in comparison to conventional inverters. These improvements result in reduced system cost and size. Simulations are carried out using MATLAB/SIMULINK environment and experimental implementation using laboratory prototype module have ascertained the performance and operation of the proposed topology.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] Symmetrical and asymmetrical source configured multilevel inverter with reduced device count
    Krishna Kumari Karri
    Varsha Singh
    Swapnajit Pattnaik
    Electrical Engineering, 2024, 106 : 263 - 277
  • [42] A new asymmetric dual source multilevel inverter topology with reduced power switches
    Prem, P.
    Sathik, Jagabar
    Sivaraman, P.
    Mathewsaran, A.
    Aleem, Shady H. E. Abdel
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2019, 42 (05) : 460 - 472
  • [43] A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit With Reduced Number of Power Switches
    Babaei, Ebrahim
    Laali, Sara
    Bayat, Zahra
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (02) : 922 - 929
  • [44] A New Asymmetrical Cascaded Multilevel Inverter with Reduced Number of Components
    Vijeh, Mahdi
    Samadaei, Emad
    Rezanejad, Mohammad
    Vahedi, Hani
    Al-Haddad, Kamal
    IECON 2018 - 44TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2018, : 4429 - 4433
  • [45] New Series of Single-Phase Symmetric/Asymmetric Multilevel Inverter Topologies with Reduced Number of Power Switches
    Rooholahi, Babak
    Salomon, Ralf
    2021 23RD EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'21 ECCE EUROPE), 2021,
  • [46] A New Single Phase 21 Level Inverter Topology with Reduced Number of Switches and Sources for Renewable Energy Applications
    Islam, Md. Tariqul
    Islam, Md. Shahidul
    Bairagi, Arnob Kumar
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION & COMMUNICATION TECHNOLOGY (ICEEICT), 2018, : 560 - 564
  • [47] Performance Investigation of Sub Multilevel Inverter with Reduced Number of Switches
    Sowjanya, Thaticharla
    Veerendranath, K.
    2018 NATIONAL POWER ENGINEERING CONFERENCE (NPEC), 2018,
  • [48] New Approach to Design of Multilevel Inverter with Reduced Number of Switches along with Fault Detection
    Rani, Pooja
    Singh, Varsha
    PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICCS), 2019, : 813 - 817
  • [49] An improved asymmetrical multilevel inverter topology with reduced semiconductor device count
    Sarwer, Zeeshan
    Siddique, Marif Daula
    Iqbal, Atif
    Sarwar, Adil
    Mekhilef, Saad
    INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (11)
  • [50] New Topology for Asymmetrical Multilevel Inverter: An Effort to Reduced Device Count
    Thakre, Kishor
    Mohanty, Kanungo Barada
    Kommukuri, Vinaya Sagar
    Chatterjee, Aditi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (04)