Single Phase Symmetrical and Asymmetrical Design of Multilevel Inverter Topology with Reduced Number of Switches

被引:19
作者
Siddique, Marif Daula [1 ]
Mustafa, Asif [1 ]
Sarwar, Adil [2 ]
Mekhilef, Saad [1 ]
Shah, Noraisyah Binti Mohamed [1 ]
Seyedamahmousian, Mehdi [3 ]
Stojcevski, Alex [3 ]
Horan, Ben [4 ]
Ogura, Koki [5 ]
机构
[1] Univ Malaya, Power Elect & Renewable Energy Res Lab, Kuala Lumpur, Malaysia
[2] Aligarh Muslim Univ, Dept Elect Engn, Aligarh, Uttar Pradesh, India
[3] Swinburne Univ, Sch Software & Elect Engn, Melbourne, Vic, Australia
[4] Deakin Univ, Sch Engn, Geelong, Vic, Australia
[5] Kyushu Sangyo Univ, Fac Sci & Engn, Dept Elect Engn, Fukuoka, Japan
来源
2018 IEEMA ENGINEER INFINITE CONFERENCE (ETECHNXT) | 2018年
关键词
Multilevel inverter; symmetrical; asymmetrical; H-bridge; fundamental frequency switching; total harmonic distortion; VOLTAGE;
D O I
10.1109/ETECHNXT.2018.8385334
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multilevel Inverters have shaped a new trend of importance in industry and research. A new topology of multilevel inverter is proposed in this paper which can be operated in symmetrical and asymmetrical modes. The proposed topology produces 7-level and 13-level staircase output voltage waveform for symmetrical and asymmetrical configuration respectively using only 10 switches. The gate signals for the different switches are produced employing the fundamental frequency switching technique. The topology achieves better performance using a lower minimum number of components in comparison to conventional inverters. These improvements result in reduced system cost and size. Simulations are carried out using MATLAB/SIMULINK environment and experimental implementation using laboratory prototype module have ascertained the performance and operation of the proposed topology.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] Novel symmetric and asymmetric topology of multilevel inverter with reduced number of switches
    Reddy, Kelam Bala Muralidhar
    Pattnaik, Swapnajit
    2017 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2017, : 165 - 170
  • [22] An asymmetrical multilevel inverter topology with reduced source count
    Reddy, K. Raghavendra
    Sabyasachi, Sidharth
    Meshram, P. M.
    Borghate, V. B.
    2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
  • [23] A New Hybrid Asymmetric Multilevel Inverter with Reduced Number Of Switches
    Prabaharan, N.
    Palanisamy, K.
    2016 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2016,
  • [24] An Asymmetrical Cascaded Single-phase quasi Z-Source Multilevel Inverter with Reduced Number of Switches and Lower THD
    Sharifi, Tohid
    Biglo, Ali Haji Ali
    Mirsalim, Mojtaba
    Farzamkia, Saleh
    Moghani, Javad Shokrollahi
    2020 11TH POWER ELECTRONICS, DRIVE SYSTEMS, AND TECHNOLOGIES CONFERENCE (PEDSTC), 2020,
  • [25] A higher levels multilevel inverter with reduced number of switches
    Harbi, I. A.
    Azazi, Haitham Z.
    Lashine, Azza E.
    Elsabbe, Awad E.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (08) : 1286 - 1299
  • [26] Asymmetric Multilevel Hybrid Inverter with Reduced Number of Switches
    Abraham, Babitha T.
    Benny, Anish
    2014 ANNUAL INTERNATIONAL CONFERENCE ON EMERGING RESEARCH AREAS: MAGNETICS, MACHINES AND DRIVES (AICERA/ICMMD), 2014,
  • [27] Design and simulation of cascaded and hybrid multilevel inverter with reduced number of semiconductor switches
    Pradhan, Ajoya Kumar
    Kar, Sanjeeb Kumar
    Mohanty, Mahendra Kumar
    Behra, Navneet
    INTERNATIONAL JOURNAL OF AMBIENT ENERGY, 2021, 42 (08) : 950 - 960
  • [28] An Optimized Multilevel Inverter Topology with Symmetrical and Asymmetrical DC Sources for Sustainable Energy Applications
    Manjunatha, B. M.
    Rao, S. Nagaraja
    Kumar, A. Suresh
    Zabeen, K. Shaguftha
    Lakshminarayanan, Sanjay
    Reddy, A. Vishwanath
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2020, 10 (03) : 5719 - 5723
  • [29] Modular three phase asymmetrical cascaded multilevel inverter with lower number of switches
    Thakre, Kishor
    Soni, Shashikant
    Kommukuri, Vinayasagar
    Chaterjee, Aditi
    INTERNATIONAL JOURNAL OF MODELLING AND SIMULATION, 2025, 45 (01) : 237 - 244
  • [30] New cascaded multilevel inverter topology with minimum number of switches
    Babaei, Ebrahim
    Hosseini, Seyed Hossein
    ENERGY CONVERSION AND MANAGEMENT, 2009, 50 (11) : 2761 - 2767