Loop Stability Compensation Technique for Continuous-Time Common-Mode Feedback Circuits

被引：0
|
作者：
Cho, Young-Kyun [1 ]
Park, Bong Hyuk [1 ]
机构：
[1] Elect & Telecommun Res Inst, Mobile RF Res Sect, Adv Mobile Commun Res Dept, Daejeon, South Korea
来源：
2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC) | 2015年
关键词：
common-mode feedback; loop stability compensation; continuous-time system; Miller compensation;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A loop stability compensation technique for continuous-time common-mode feedback (CMFB) circuits is presented. A Miller capacitor and nulling resistor in the compensation network provide a reliable and stable operation of the fully-differential operational amplifier without any performance degradation. The amplifier is designed in a 130 nm CMOS technology, achieves simulated performance of 57 dB open loop DC gain, 1.3-GHz unity-gain frequency and 65 degrees phase margin. Also, the loop gain, bandwidth and phase margin of the CMFB are 51 dB, 27 MHz, and 76 degrees, respectively.
引用
收藏
页码：241 / 242
页数：2
相关论文
共 50 条
  • [21] COMMON-MODE REJECTION OF DIFFERENTIAL OPERATIONAL AMPLIFIER WITH SHUNT COMMON-MODE FEEDBACK
    FURUKAWA, T
    ARISAWA, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, 10 (06) : 539 - 540
  • [22] Continuous-time feedback in floating-gate MOS circuits
    Hasler, P
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (01) : 56 - 64
  • [23] Continuous-time feedback in floating-gate MOS circuits
    Diorio, PHC
    Minch, BA
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : B90 - B93
  • [24] A Closed Loop Delay Compensation Technique to Mitigate the Common Mode Conducted Emissions of Bipolar PWM Switched Circuits
    Perotti, Michele
    Fiori, Franco
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2021, 36 (05) : 5450 - 5459
  • [25] Excess loop delay compensation for continuous-time ΔΣ modulators using interpolation
    Alamdari, H. Hanafi
    El-Sankary, K.
    El-Masry, E.
    ELECTRONICS LETTERS, 2009, 45 (12) : 609 - U10
  • [26] Input common-mode feedback technique for very low voltage CMOS amplifiers
    Duque-Carrillo, JF
    Ausín, JL
    Torelli, G
    Carrillo, JM
    Merchán, P
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 25 - 28
  • [27] Design and implementation of a CMOS operational amplifier architecture with dual common-mode feedback loop
    Papananos, Y
    Tsividis, Y
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 904 - 907
  • [28] Digital excess loop delay compensation technique with embedded truncator for continuous-time delta-sigma modulators
    He, Tao
    Zhang, Yi
    Temes, Gabor C.
    ELECTRONICS LETTERS, 2016, 52 (01) : 20 - 21
  • [29] A Passive Excess-Loop-Delay Compensation Technique for Gm-C Based Continuous-Time ΣΔ Modulators
    Cai, Chen-Yan
    Jiang, Yang
    Sin, Sai-Weng
    U, Seng-Pan
    Martins, Rui P.
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [30] A common-mode BIST technique for fully-differential sample-and-hold circuits
    Yuan, Jun
    Tachibana, Masayoshi
    IEICE ELECTRONICS EXPRESS, 2012, 9 (13): : 1128 - 1134
12345