Reduction of hot carrier degradation in high voltage n-channel LDMOS BCD (Bipolar-CMOS-DMOS) technology

被引:0
作者
Hao, Jifa [1 ]
Hahn, Daniel [1 ]
机构
[1] ON Semicond, 333 Western Ave, South Portland, ME 04106 USA
来源
2016 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW) | 2016年
关键词
DEVICES;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports two methods to reduce HC degradation in high voltage LNDMOS device without sacrificing the device breakdown voltage and Rdson in BCD technology. The first method modifies the front end process by forming a thick oxide in drift region-I. The process modification is achieved with a simple layout change in BCD technology. Experimental data shows this modification has significantly improved HC degradation in the LNDMOS. The second method modifies back end processes by adding a unique SiN barrier layer which we believe reduces plasma induced damage on the LNDMOS. We demonstrate the barrier layer can improve device hot carrier performance in the LNDMOS.
引用
收藏
页码:41 / 44
页数:4
相关论文
共 5 条
[1]   Compact modeling of high-voltage LDMOS devices including quasi-saturation [J].
Aarts, ACT ;
Kloosterman, WJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) :897-902
[2]  
Jackson J.D., CLASSICAL ELECTRODYN, V3rd
[3]   Lateral compensation structures can break the silicon limit [J].
Tolksdorf, C ;
Schulze, J ;
Eisele, I ;
Deboy, G .
PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, :585-590
[4]  
Wolf S., SUBMICRON MOSFET SIL, V3
[5]   On the specific on-resistance of high-voltage and power devices [J].
Zingg, RP .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (03) :492-499