Design and Implementation of Transformer-Based Multilevel Inverter Topology With Reduced Components

被引:46
作者
Behara, Siva [1 ]
Sandeep, N. [2 ]
Yaragatti, Udaykumar R. [2 ]
机构
[1] Powergrid Corp India Ltd, Jeypore 764002, India
[2] Natl Inst Technol, Dept Elect & Elect Engn, Surathkal 575025, India
关键词
Multilevel inverters (MLIs); power quality; pulsewidth modulation (PWM); transformers; MINIMUM NUMBER; CONVERTERS; SWITCHES;
D O I
10.1109/TIA.2018.2836911
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents a nine-level transformer-based inverter requiring only eight switches. The envisaged structure consists of two standard H-bridges fed from a single dc source. Besides, a single-phase transformer is employed to aid the process of intermediate voltage level generation. An ad-hoc pulsewidth modulation scheme based on boolean logic form equations is developed to derive the gating pulses. An effortless extension of the proposed inverter to a higher number of voltage levels is also achieved by generalizing the switching functions. Furthermore, the superior performance of the proposed topology is demonstrated through a comprehensive cost-based analysis. Finally, the validation of the proposed topology is accomplished through experiments on a down-scale prototype, and the measurement results are included.
引用
收藏
页码:4632 / 4639
页数:8
相关论文
共 50 条
[41]   Performance Analysis of Cascaded Multilevel Inverter with Reduced Switched Topology [J].
Garapati, Durga Prasad ;
Jegathesan, V ;
Nalli, Praveen Kumar ;
Bhukya, Ramu ;
Bharathi, Bommina Sravani Vijaya ;
Duvvuri, S. S. S. R. Sarathbabu .
2018 IEEE 8TH POWER INDIA INTERNATIONAL CONFERENCE (PIICON), 2018,
[42]   Asymmetrical Multilevel Inverter Topology with Reduced Power Semiconductor Devices [J].
bin Arif, M. Saad ;
Ayob, Shahrin Md. ;
Salam, Zainal .
2016 IEEE INDUSTRIAL ELECTRONICS AND APPLICATIONS CONFERENCE (IEACON), 2016, :20-25
[43]   Buck converter-based cascaded asymmetrical multilevel inverter with reduced components [J].
Singh, Jiwanjot ;
Dahiya, Ratna ;
Saini, Lalit Mohan .
INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2018, 28 (03)
[44]   DC to DC converter based Asymmetrical multilevel inverter with reduced number of components [J].
Singh, Jiwanjot ;
Saini, Lalit Mohan ;
Dahiya, Ratna ;
Sood, Vijay .
2019 IEEE ELECTRICAL POWER AND ENERGY CONFERENCE (EPEC), 2019,
[45]   Novel H-Bridge-Based Topology of Multilevel Inverter With Reduced Number of Devices [J].
Gautam, Shivam Prakash .
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2019, 7 (04) :2323-2332
[46]   Design and Implementation of Two Level and Multilevel Inverter [J].
Pattnaik, Amruta ;
Mittal, Shawet ;
Gupta, Vinay ;
Prasad, Basudev ;
Bhoi, Akash Kumar .
ADVANCES IN POWER SYSTEMS AND ENERGY MANAGEMENT, 2018, 436 :37-44
[47]   Design and Implementation of a New Three Source Topology of Multilevel Inverters with Reduced Number of Switches [J].
Vijeh, Mandi ;
Samadaei, Emad ;
Rezanejad, Mohammad ;
Vahedi, Hani ;
Al-Haddad, Kamal .
PROCEEDINGS OF THE IECON 2016 - 42ND ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2016, :6500-6505
[48]   Reduced Voltage Stress Asymmetrical Multilevel Inverter With Optimal Components [J].
Prasad, Devalraju ;
Dhanamjayulu, C. .
IEEE ACCESS, 2022, 10 :53546-53559
[49]   New Cascaded Multilevel Inverter Configuration with Reduced Number of Components [J].
Hosseinzadeh, Mohammad Ali ;
Sarbanzadeh, Maryam ;
Babaei, Ebrahim ;
Rivera, Marco ;
Rothen, Jaime .
45TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2019), 2019, :3553-3558
[50]   New Cascaded Multilevel Inverter Topology with Reduced Number of Switches and Sources [J].
Hosseini, Seyed Hossein ;
Farakhor, Amir ;
Haghighian, Saeideh Khadem .
2013 8TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2013, :97-101