共 50 条
[41]
Performance Analysis of Cascaded Multilevel Inverter with Reduced Switched Topology
[J].
2018 IEEE 8TH POWER INDIA INTERNATIONAL CONFERENCE (PIICON),
2018,
[42]
Asymmetrical Multilevel Inverter Topology with Reduced Power Semiconductor Devices
[J].
2016 IEEE INDUSTRIAL ELECTRONICS AND APPLICATIONS CONFERENCE (IEACON),
2016,
:20-25
[43]
Buck converter-based cascaded asymmetrical multilevel inverter with reduced components
[J].
INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS,
2018, 28 (03)
[44]
DC to DC converter based Asymmetrical multilevel inverter with reduced number of components
[J].
2019 IEEE ELECTRICAL POWER AND ENERGY CONFERENCE (EPEC),
2019,
[46]
Design and Implementation of Two Level and Multilevel Inverter
[J].
ADVANCES IN POWER SYSTEMS AND ENERGY MANAGEMENT,
2018, 436
:37-44
[47]
Design and Implementation of a New Three Source Topology of Multilevel Inverters with Reduced Number of Switches
[J].
PROCEEDINGS OF THE IECON 2016 - 42ND ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY,
2016,
:6500-6505
[48]
Reduced Voltage Stress Asymmetrical Multilevel Inverter With Optimal Components
[J].
IEEE ACCESS,
2022, 10
:53546-53559
[49]
New Cascaded Multilevel Inverter Configuration with Reduced Number of Components
[J].
45TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2019),
2019,
:3553-3558
[50]
New Cascaded Multilevel Inverter Topology with Reduced Number of Switches and Sources
[J].
2013 8TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO),
2013,
:97-101