Design and Implementation of Transformer-Based Multilevel Inverter Topology With Reduced Components

被引:46
作者
Behara, Siva [1 ]
Sandeep, N. [2 ]
Yaragatti, Udaykumar R. [2 ]
机构
[1] Powergrid Corp India Ltd, Jeypore 764002, India
[2] Natl Inst Technol, Dept Elect & Elect Engn, Surathkal 575025, India
关键词
Multilevel inverters (MLIs); power quality; pulsewidth modulation (PWM); transformers; MINIMUM NUMBER; CONVERTERS; SWITCHES;
D O I
10.1109/TIA.2018.2836911
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents a nine-level transformer-based inverter requiring only eight switches. The envisaged structure consists of two standard H-bridges fed from a single dc source. Besides, a single-phase transformer is employed to aid the process of intermediate voltage level generation. An ad-hoc pulsewidth modulation scheme based on boolean logic form equations is developed to derive the gating pulses. An effortless extension of the proposed inverter to a higher number of voltage levels is also achieved by generalizing the switching functions. Furthermore, the superior performance of the proposed topology is demonstrated through a comprehensive cost-based analysis. Finally, the validation of the proposed topology is accomplished through experiments on a down-scale prototype, and the measurement results are included.
引用
收藏
页码:4632 / 4639
页数:8
相关论文
共 50 条
  • [31] An asymmetrical multilevel inverter topology with reduced source count
    Reddy, K. Raghavendra
    Sabyasachi, Sidharth
    Meshram, P. M.
    Borghate, V. B.
    [J]. 2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
  • [32] A new tri-source symmetric cascaded multilevel inverter topology with reduced power components
    Pradeep, Jayarama
    Vengadakrishnan, Krishnakumar
    Palani, Anbarasan
    Sandirasegarane, Thamizharasan
    [J]. CIRCUIT WORLD, 2022, 49 (04) : 431 - 444
  • [33] Three-Phase Magnetic-Less Boosting Multilevel Inverter Topology With Reduced Components
    Sandeep, N.
    Ali, J. S. M.
    Verma, Arun Kumar
    Yaragatti, Udaykumar R.
    [J]. 2019 IEEE TRANSPORTATION ELECTRIFICATION CONFERENCE (ITEC-INDIA), 2019,
  • [34] Transformer-based Seven-Level Inverter with Single-DC Supply for Renewable Energy Applications
    Behara, Siva
    Sandeep., N.
    Udaykumar, R. Y.
    [J]. 2016 7TH INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE), 2016,
  • [35] SHEPWM Based New Hybrid Multilevel Inverter Topology with Reduced Switch Count
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Momon, Mudasir Ahmed
    Mustafa, Asif
    [J]. 2019 21ST EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE '19 ECCE EUROPE), 2019,
  • [36] Design, analysis and implementation of a generalised topology for multilevel inverters with reduced circuit devices
    Majareh, Seyed Hadi Latifi
    Sedaghati, Farzad
    Hosseinpour, Majid
    Mousavi-Aghdam, Seyed Reza
    [J]. IET POWER ELECTRONICS, 2019, 12 (14) : 3724 - 3731
  • [37] A new asymmetric dual source multilevel inverter topology with reduced power switches
    Prem, P.
    Sathik, Jagabar
    Sivaraman, P.
    Mathewsaran, A.
    Aleem, Shady H. E. Abdel
    [J]. JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2019, 42 (05) : 460 - 472
  • [38] Multilevel Inverter Topology with Modified Pulse Width Modulation and Reduced Switch Count
    Venkatraman, Thiyagarajan
    Periasamy, Somasundaram
    [J]. ACTA POLYTECHNICA HUNGARICA, 2018, 15 (02) : 141 - 167
  • [39] A multilevel inverter using switched capacitors with reduced components
    Taheri, Asghar
    Rasulkhani, Ahad
    Ren, Hai-Peng
    [J]. IET POWER ELECTRONICS, 2020, 13 (17) : 3954 - 3962
  • [40] An Asymmetric Multilevel Inverter Using Reduced Switch Count Topology
    Mufeeda, M.
    Krishnan, Geethu K.
    [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 3129 - 3133