Design and Implementation of Transformer-Based Multilevel Inverter Topology With Reduced Components

被引:46
作者
Behara, Siva [1 ]
Sandeep, N. [2 ]
Yaragatti, Udaykumar R. [2 ]
机构
[1] Powergrid Corp India Ltd, Jeypore 764002, India
[2] Natl Inst Technol, Dept Elect & Elect Engn, Surathkal 575025, India
关键词
Multilevel inverters (MLIs); power quality; pulsewidth modulation (PWM); transformers; MINIMUM NUMBER; CONVERTERS; SWITCHES;
D O I
10.1109/TIA.2018.2836911
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents a nine-level transformer-based inverter requiring only eight switches. The envisaged structure consists of two standard H-bridges fed from a single dc source. Besides, a single-phase transformer is employed to aid the process of intermediate voltage level generation. An ad-hoc pulsewidth modulation scheme based on boolean logic form equations is developed to derive the gating pulses. An effortless extension of the proposed inverter to a higher number of voltage levels is also achieved by generalizing the switching functions. Furthermore, the superior performance of the proposed topology is demonstrated through a comprehensive cost-based analysis. Finally, the validation of the proposed topology is accomplished through experiments on a down-scale prototype, and the measurement results are included.
引用
收藏
页码:4632 / 4639
页数:8
相关论文
共 50 条
  • [21] Design and implementation of a new inverter topology with reduced THD and part count
    Mudadla Dhananjaya
    Swapnajit Pattnaik
    Devendra Potnuru
    International Journal of System Assurance Engineering and Management, 2022, 13 : 1410 - 1418
  • [22] Design and implementation of a new inverter topology with reduced THD and part count
    Dhananjaya, Mudadla
    Pattnaik, Swapnajit
    Potnuru, Devendra
    INTERNATIONAL JOURNAL OF SYSTEM ASSURANCE ENGINEERING AND MANAGEMENT, 2022, 13 (03) : 1410 - 1418
  • [23] Implementation of an Optimum Reduced Components Multicell Multilevel Inverter (MC-MLI) for Lower Standing Voltage
    Majumdar, Saikat
    Mahato, Bidyut
    Jana, Kartick Chandra
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2020, 67 (04) : 2765 - 2775
  • [24] Extended Multilevel Inverter Topology With Reduced Switch Count and Voltage Stress
    Siddique, Marif Daula
    Mekhilef, Saad
    Rawa, Muhyaddin
    Wahyudie, Addy
    Chokaev, Bekkhan
    Salamov, Islam
    IEEE ACCESS, 2020, 8 : 201835 - 201846
  • [25] Symmetrical and Asymmetrical Reduced Device Multilevel Inverter Topology
    Chappa, Anilkumar
    Gupta, Shubhrata
    Sahu, Lalit Kumar
    Gautam, Shivam Prakash
    Gupta, Krishna Kumar
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (01) : 885 - 896
  • [26] New Topology for Asymmetrical Multilevel Inverter: An Effort to Reduced Device Count
    Thakre, Kishor
    Mohanty, Kanungo Barada
    Kommukuri, Vinaya Sagar
    Chatterjee, Aditi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (04)
  • [27] New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches
    Kakar, Saifullah
    Ayob, Shahrin Bin Md.
    Iqbal, Atif
    Nordin, Norjulia Mohamad
    Bin Arif, M. Saad
    Gore, Sheetal
    IEEE ACCESS, 2021, 9 : 27627 - 27637
  • [28] Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches
    Ahmed, Rokan Ali
    Mekhilef, Saad
    Ping, Hew Wooi
    INTERNATIONAL REVIEW OF ELECTRICAL ENGINEERING-IREE, 2012, 7 (04): : 4761 - 4767
  • [29] Performance Analysis of a Multilevel Inverter Topology with Reduced Switches
    Sravani, E.
    Reddy, N. Ravi Sankar
    2015 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND CONTROL (IC4), 2015,
  • [30] Hybrid Multilevel Inverter Topology With Reduced Part Count
    Ali, J. S. M.
    Sandeep, N.
    Vijayakumar, Krishnasamy
    Yaragatti, Udaykumar R.
    Blaabjerg, Frede
    2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,