Design and Implementation of Transformer-Based Multilevel Inverter Topology With Reduced Components

被引:48
作者
Behara, Siva [1 ]
Sandeep, N. [2 ]
Yaragatti, Udaykumar R. [2 ]
机构
[1] Powergrid Corp India Ltd, Jeypore 764002, India
[2] Natl Inst Technol, Dept Elect & Elect Engn, Surathkal 575025, India
关键词
Multilevel inverters (MLIs); power quality; pulsewidth modulation (PWM); transformers; MINIMUM NUMBER; CONVERTERS; SWITCHES;
D O I
10.1109/TIA.2018.2836911
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents a nine-level transformer-based inverter requiring only eight switches. The envisaged structure consists of two standard H-bridges fed from a single dc source. Besides, a single-phase transformer is employed to aid the process of intermediate voltage level generation. An ad-hoc pulsewidth modulation scheme based on boolean logic form equations is developed to derive the gating pulses. An effortless extension of the proposed inverter to a higher number of voltage levels is also achieved by generalizing the switching functions. Furthermore, the superior performance of the proposed topology is demonstrated through a comprehensive cost-based analysis. Finally, the validation of the proposed topology is accomplished through experiments on a down-scale prototype, and the measurement results are included.
引用
收藏
页码:4632 / 4639
页数:8
相关论文
共 50 条
[11]   Design and Implementation of Seventeen Level Inverter With Reduced Components [J].
Dhanamjayulu, C. ;
Prasad, Devalraju ;
Padmanaban, Sanjeevikumar ;
Maroti, Pandav Kiran ;
Holm-Nielsen, Jens Bo ;
Blaabjerg, Frede .
IEEE ACCESS, 2021, 9 :16746-16760
[12]   Design and Implementation of New Multilevel Inverter Topology for Trinary Sequence Using Unipolar Pulsewidth Modulation [J].
Prabaharan, Natarajan ;
Salam, Zainal ;
Cecati, Carlo ;
Palanisamy, Kaliannan .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2020, 67 (05) :3573-3582
[13]   Implementation of Symmetrical Multilevel Inverter Topology [J].
Gautam, Shivam Prakash ;
Kumar, Lalit ;
Gupta, Shubhrata ;
Agrawal, Nitesh .
PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,
[14]   Symmetric and asymmetric transformer based cascaded multilevel inverter with minimum number of components [J].
Farakhor, Amir ;
Ahrabi, Rouzbeh Reza ;
Ardi, Hossein ;
Ravadanegh, Sajad Najafi .
IET POWER ELECTRONICS, 2015, 8 (06) :1052-1060
[15]   Design and Implementation of Asymmetric Cascaded Multilevel Inverter with Optimal Components [J].
Chittathuru, Dhanamjayulu ;
Padmanaban, Sanjeevikumar ;
Prasad, Ramjee .
ELECTRIC POWER COMPONENTS AND SYSTEMS, 2021, 49 (4-5) :361-374
[16]   Design and Implementation of 31-Level Asymmetrical Inverter With Reduced Components [J].
Prasad, Devalraju ;
Dhanamjayulu, C. ;
Padmanaban, Sanjeevikumar ;
Holm-Nielsen, Jens Bo ;
Blaabjerg, Frede ;
Khasim, Shaik Reddi .
IEEE ACCESS, 2021, 9 :22788-22803
[17]   A Multilevel Inverter Topology With Reduced Number of Switches [J].
Kashif, Muhammad Fayyaz ;
Rashid, Amir Khurrum .
2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, :268-271
[18]   General topology for asymmetrical multilevel inverter with reduced number of switches [J].
Boora, Kamaldeep ;
Kumar, Jagdish .
IET POWER ELECTRONICS, 2017, 10 (15) :2034-2041
[19]   A New Multilevel Inverter Topology With Reduced Power Components for Domestic Solar PV Applications [J].
Ponnusamy, Prem ;
Sivaraman, Pandarinathan ;
Almakhles, Dhafer J. ;
Padmanaban, Sanjeevikumar ;
Leonowicz, Zbigniew ;
Alagu, Matheswaran ;
Ali, Jagabar Sathik Mohamed .
IEEE ACCESS, 2020, 8 :187483-187497
[20]   Design and implementation of a novel asymmetrical multilevel inverter optimal hardware components [J].
Dhanamjayulu, Chittathuru ;
Arunkumar, Gopal ;
Pandian, Balakrishnan Jaganatha ;
Padmanaban, Sanjeevikumar .
INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (02)