Design and Implementation of Reconfigurable Stream Processor in Multimedia Applications

被引：0

作者：

Xiao, Yu ^{[1
]}

Liu, Leibo ^{[1
]}

Wei, ShaoJun ^{[1
]}

机构：

[1] Tsinghua Univ, Inst Microelect, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China

来源：

2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposed a Reconfigurable Stream Processor applied in multimedia applications. Based on the unique parallel stream processing framework and optimized algorithm mapping method, the reconfigurable processor exploits the parallelism of complex algorithms and provides a high flexibility during run-time to adapt to various applications. The architecture of processor is implemented and verified on the development board of ARM926EJS plus Xilinx Virtex-4XC4VLX80. A H.264 video codec is implemented to verify the reconfigurable architecture, achieving 58%similar to 130% speed boost compared with traditional reconfigurable architectures such as MorphoSys and PACT.

引用

页码：1510 / 1514

页数：5

共 50 条

[31] Hardware/software design implementation of feature detection for a reconfigurable processor
Dang, PP
Chau, PM
VISUAL COMMUNICATIONS AND IMAGE PROCESSING '99, PARTS 1-2, 1998, 3653 : 758 - 766
[32] Design and Implementation of the Multimedia Operation Mechanism for Responsive Multithreaded Processor
Itou, Tsutomu
Yamasaki, Nobuyuki
JOURNAL OF ROBOTICS AND MECHATRONICS, 2005, 17 (04) : 456 - 462
[33] Design and implementation of IP data reassembly processor for multimedia STB
Kim, Won-Ho
Kim, Ho-Kyom
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2008, 54 (03) : 1378 - 1382
[34] Reconfigurable Operator Based Multimedia Embedded Processor
Menard, Daniel
Casseau, Emmanuel
Khan, Shafqat
Sentieys, Olivier
Chevobbe, Stephane
Guyetant, Stephane
David, Raphael
RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2009, 5453 : 39 - +
[35] Implementation and evaluation of conditional stream in stream processor
Sui Bingcai
Xing Zuocheng
Ma Anguo
Huang Ping
Zhang Minxuan
21ST EUROPEAN CONFERENCE ON MODELLING AND SIMULATION ECMS 2007: SIMULATIONS IN UNITED EUROPE, 2007, : 625 - +
[36] Design and implementation of stream partitioning strategies in a distributed multimedia system
Li, Xiaorong
Veeravalli, Bharadwaj
TENCON 2005 - 2005 IEEE REGION 10 CONFERENCE, VOLS 1-5, 2006, : 1666 - +
[37] Reconfigurable instruction set processors: An implementation platform for interactive multimedia applications
Barat, F
Jayapala, M
de Beeck, PO
Deconinck, G
CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 481 - 485
[38] Design and implementation of high performance matrix inversion based on reconfigurable processor
Wang, Kun
Li, Li
Han, Feng
Feng, Fan
Lin, Jun
IEICE ELECTRONICS EXPRESS, 2016, 13 (15):
[39] The Design and Implementation of High Speed Hybrid Radices Reconfigurable FFT Processor
Yuan, Qiao
Zhang, Huajian
Song, Yukun
Li, Chongyang
Liu, Xueyi
Yan, Zheng
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
[40] Design and implementation of a 1-bit reconfigurable ternary optical processor
Wang, Hong-Jian
Jin, Yi
Ouyang, Shan
Jisuanji Xuebao/Chinese Journal of Computers, 2014, 37 (07): : 1500 - 1507

← 1 2 3 4 5 →