Design and Implementation of Reconfigurable Stream Processor in Multimedia Applications

被引：0

作者：

Xiao, Yu ^{[1
]}

Liu, Leibo ^{[1
]}

Wei, ShaoJun ^{[1
]}

机构：

[1] Tsinghua Univ, Inst Microelect, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China

来源：

2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposed a Reconfigurable Stream Processor applied in multimedia applications. Based on the unique parallel stream processing framework and optimized algorithm mapping method, the reconfigurable processor exploits the parallelism of complex algorithms and provides a high flexibility during run-time to adapt to various applications. The architecture of processor is implemented and verified on the development board of ARM926EJS plus Xilinx Virtex-4XC4VLX80. A H.264 video codec is implemented to verify the reconfigurable architecture, achieving 58%similar to 130% speed boost compared with traditional reconfigurable architectures such as MorphoSys and PACT.

引用

页码：1510 / 1514

页数：5

共 50 条

[1] Stream applications on the dynamically reconfigurable processor
Suzuki, M
Hasegawa, Y
Yamada, Y
Kaneko, N
Deguchi, K
Amano, H
Anjo, K
Motomura, M
Wakabayashi, K
Toi, T
Awashima, T
2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 137 - 144
[2] The Acceleration of Various Multimedia Applications on Reconfigurable Processor
Ahn, Minwook
Yoo, Donghoon
Ryu, Soojung
Kim, Jeongwook
2013 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2013, : 238 - 239
[3] Design of reconfigurable array processor for multimedia application
Zhu Yun
Lin Jiang
Shuai Wang
Xingjie Huang
Hui Song
Xueting Li
Multimedia Tools and Applications, 2018, 77 : 3639 - 3657
[4] Design of reconfigurable array processor for multimedia application
Yun, Zhu
Jiang, Lin
Wang, Shuai
Huang, Xingjie
Song, Hui
Li, Xueting
MULTIMEDIA TOOLS AND APPLICATIONS, 2018, 77 (03) : 3639 - 3657
[5] Design and implementation of a scalable multimedia processor
Dassatti, A
Martina, M
Masera, G
Molino, A
Piccinini, G
Vacca, F
Zamboni, M
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 89 - 92
[6] Design and Hardware Implementation of QoSS-AES Processor for Multimedia applications
Medien, Zeghid
Machhout, Mohsen
Bouallegue, Belgacem
Khriji, Lazhar
Baganne, Adel
Tourki, Rached
TRANSACTIONS ON DATA PRIVACY, 2010, 3 (01) : 43 - 64
[7] A LOW COST RECONFIGURABLE SOFT PROCESSOR FOR MULTIMEDIA APPLICATIONS: DESIGN SYNTHESIS AND PROGRAMMING MODEL
Chalamalasetti, Sai Rahul
Vanderbauwhede, Wim
Purohit, Sohan
Margala, Martin
FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 534 - +
[8] Implementing and evaluating stream applications on the dynamically reconfigurable processor
Suzuki, N
Kurotaki, S
Suzuki, M
Kaneko, N
Anjo, K
Motomura, M
Wakabayashi, K
Toi, T
Awashima, T
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 328 - 329
[9] The Design and Implementation of Reconfigurable Quaternary Logic Processor
Wang, Hongjian
Wu, Youdong
Ouyang, Shan
Chen, Xunlei
Shen, Yunfu
Jin, Yi
PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PDCAT 2021, 2022, 13148 : 142 - 149
[10] Design and implementation of the MorphoSys reconfigurable computing processor
Lee, MH
Singh, H
Lu, GM
Bagherzadeh, N
Kurdahi, FJ
Eliseu, MC
Alves, VC
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2000, 24 (2-3): : 147 - 164

← 1 2 3 4 5 →