FPGA-based implementation of face recognition based on Gabor and DCT

被引：0
|
作者：
Lai, Guo-hong [1 ]
Luo, Min [2 ]
Liu, Song [1 ]
Wang, Xiao-fang [1 ]
机构：
[1] HuBei Inst Nationalities, Coll Informat Engn, Enshi, Hubei, Peoples R China
[2] HuBei Inst Nationalities, Coll Normal, Enshi, Hubei, Peoples R China
来源：
INDUSTRIAL INSTRUMENTATION AND CONTROL SYSTEMS, PTS 1-4 | 2013年 / 241-244卷
关键词：
discrete cosine transform; Gabor transform; face recognition; FPGA; SOPC;
D O I：
10.4028/www.scientific.net/AMM.241-244.1741
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
A face recognition method based on discrete cosine transform and Gabor transform is proposed. A FPGA-based platform on DE2-115 board is designed by SOPC. We compared our methods with the method based on PC. In the experiments, the nearest neighbor classifier is used to recognize different faces from the Yale face database. Experimental results show that the proposed
引用
收藏
页码：1741 / +
页数：2
相关论文
共 50 条
  • [1] Design and Implementation of an FPGA-based Real-Time Face Recognition System
    Matai, Janarbek
    Irturk, Ali
    Kastner, Ryan
    2011 IEEE 19TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2011, : 97 - 100
  • [2] FPGA-based IP cores implementation for face recognition using dynamic partial reconfiguration
    Afandi Ahmad
    Abbes Amira
    Paul Nicholl
    Benjamin Krill
    Journal of Real-Time Image Processing, 2013, 8 : 327 - 340
  • [3] FPGA-based IP cores implementation for face recognition using dynamic partial reconfiguration
    Ahmad, Afandi
    Amira, Abbes
    Nicholl, Paul
    Krill, Benjamin
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2013, 8 (03) : 327 - 340
  • [4] Lightweight Implementation of FPGA-Based Environmental Sound Recognition System
    Wang, Zhi
    Zha, Wentao
    Chai, Jin
    Liu, Yilin
    Xiao, Zhuoling
    2021 6TH INTERNATIONAL CONFERENCE ON UK-CHINA EMERGING TECHNOLOGIES (UCET 2021), 2021, : 59 - 66
  • [5] Circuit realization and FPGA-based implementation of a fractional-order chaotic system for cancellable face recognition
    Badr, Iman S.
    Radwan, Ahmed G.
    EL-Rabaie, El-Sayed M.
    Said, Lobna A.
    El-Shafai, Walid
    El-Banby, Ghada M.
    Abd El-Samie, Fathi E.
    MULTIMEDIA TOOLS AND APPLICATIONS, 2024, 83 (34) : 81565 - 81590
  • [6] Single Sample Face Recognition Based on DCT and Local Gabor Binary Pattern Histogram
    Xie, Zhihua
    INTELLIGENT COMPUTING THEORIES, 2013, 7995 : 435 - 442
  • [7] A FPGA-based Viterbi algorithm implementation for speech recognition systems.
    Vargas, FL
    Fagundes, RDR
    Junior, DB
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING, 2001, : 1217 - 1220
  • [8] FPGA-Based Implementation of Stochastic Configuration Network for Robotic Grasping Recognition
    Pan, Jiaqi
    Luan, Feng
    Gao, Yunqi
    Wei, Yangjie
    IEEE ACCESS, 2020, 8 (08): : 139966 - 139973
  • [9] Face recognition based on DCT and LDA
    Automatic Test and Control Institute Science Park of Harbin Institute of Technology, P.O. Box 3033, Harbin, Helongjiang 150080, China
    不详
    Tien Tzu Hsueh Pao, 2009, 10 (2211-2214):
  • [10] A FPGA-based implementation of JPEG encoder
    Ayadi, Wadhah
    Elhamzi, Wajdi
    Atri, Mohamed
    2016 SECOND INTERNATIONAL IMAGE PROCESSING, APPLICATIONS AND SYSTEMS (IPAS), 2016,
12345