A System-Level Optimization Framework for High-Performance Networking

被引:0
作者
Benson, Thomas M. [1 ]
机构
[1] Georgia Tech Res Inst, Sensors & Electromagnet Applicat Lab, Atlanta, GA 30332 USA
来源
2014 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC) | 2014年
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Processing data in a streaming fashion is involved in many applications, including radar, electro-optical and infrared imaging, and other scenarios in which real-time data is acquired from sensors. While the difficulty of processing such data in real-time or in an otherwise timely fashion is the topic of much research, transferring the data between machines or devices is also a key challenge. This work investigates the utilization of commodity high-speed networking products - in particular, 40 gigabit Ethernet - for supporting high-speed data transfer in streaming applications. For such systems, optimizing the system configuration to support data transfers approaching line rate is critical. This work demonstrates the use of an optimization framework to explore the impact of various system-level optimization settings, including kernel module settings, network interface driver-level settings, kernel buffer sizes, thread and CPU core scheduling, non-uniform memory access (NUMA) scheduling, interrupt handling, and CPU power-saving state management.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] System-level power estimation and optimization
    Benini, L
    Hodgson, R
    Siegel, P
    1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 173 - 178
  • [22] System-Level Solar Module Optimization
    Rivera, Monica
    Roach, Grahm C.
    Mitchell, Joseph N.
    Boehme, Jeffrey L.
    ENERGY HARVESTING AND STORAGE: MATERIALS, DEVICES, AND APPLICATIONS IV, 2013, 8728
  • [23] Analysis and Optimization of the System-level Simulator
    Liu Fang
    Zhang Shengbing
    Liu Yang
    Zhang Meng
    2014 IEEE INTERNATIONAL CONFERENCE ON INFORMATION AND AUTOMATION (ICIA), 2014, : 1020 - 1024
  • [24] System-Level Performance Optimization and Benchmarking for On-Chip Graphene Interconnects
    Pan, Chenyun
    Naeemi, Azad
    2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 33 - 36
  • [25] Performance-centering optimization for system-level analog design exploration
    Li, X
    Wang, J
    Pileggi, LT
    Chen, TS
    Chiang, WJ
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 422 - 429
  • [26] HIGH-PERFORMANCE COMPUTING AND NETWORKING
    GENTZSCH, W
    FUTURE GENERATION COMPUTER SYSTEMS, 1995, 11 (4-5) : 347 - 349
  • [27] Mobile Terminals System-level Memory Exploration for Power and Performance Optimization
    Ben Ameur, Amal
    Auguin, Michel
    Verdier, Francois
    Frascolla, Valerio
    2018 28TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2018, : 23 - 28
  • [28] System-level optimization of architectural performance under varying service demands
    Mulcare, DB
    IEEE SYMPOSIUM AND WORKSHOP ON ENGINEERING OF COMPUTER-BASED SYSTEMS, PROCEEDINGS, 1996, : 235 - 242
  • [29] A High-Throughput, High-Accuracy System-Level Simulation Framework for System on Chips
    Sun, Guanyi
    Xu, Shengnan
    Wang, Xu
    Wang, Dawei
    Tang, Eugene
    Deng, Yangdong
    Chan, Sun
    VLSI DESIGN, 2011,
  • [30] System-level performance optimization of the data queueing memory management in high-speed network processors
    Ykman-Couvreur, C
    Lambrecht, J
    Verkest, D
    Catthoor, F
    Nikologiannis, A
    Konstantoulakis, G
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 518 - 523