Minimizing Energy Consumption of Embedded Systems via Optimal Code Layout

被引:11
作者
Huang, Chen-Wei [1 ]
Tsao, Shiao-Li [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Comp Sci, Hsinchu 300, Taiwan
关键词
Code layout; embedded systems; energy consumption; scratchpad memory; SCRATCHPAD; MEMORY; DESIGN;
D O I
10.1109/TC.2011.122
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Code repositioning is a well-known method of reducing inefficient off-chip memory accesses by streamlining cache behavior. Embedded systems with predetermined applications can achieve further improvement with the addition of fast and energy efficient scratchpad memory (SPM) on chip and moving frequent accesses code and/or data from main memory to SPM. While many researchers have attempted to either streamline cache accesses or improve the effectiveness of SPM, few studies focus on exploring their joint synergy. This study proposes integer linear programming (ILP) models that include both code repositioning and SPM code selection to identify the optimal code layout and reduce energy consumption in embedded systems with a cache and SPM. This study also proposes a two-stage metaheuristic algorithm. Experimental results reveal that 1) allocating a dedicated portion of the on-chip SRAM to the SPM is not always better than using a cache-only configuration and 2) it is not trivial to select code objects for the SPM. As much as 55 percent additional energy can be saved by applying both code repositioning and SPM code selection techniques.
引用
收藏
页码:1127 / 1139
页数:13
相关论文
共 22 条
[1]  
Ahn J.H., 2008, CACTI 5 1
[2]  
Baiocchi JA, 2009, DES AUT CON, P744
[3]  
Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
[4]   THE EFFECT OF CODE EXPANDING OPTIMIZATIONS ON INSTRUCTION CACHE DESIGN [J].
CHEN, WY ;
CHUNG, PP ;
CONTE, TM ;
HWU, WMW .
IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (09) :1045-1057
[5]   Dynamic data scratchpad memory management for a memory subsystem with an MMU [J].
Cho, Hyungmin ;
Egger, Bernhard ;
Lee, Jaejin ;
Shin, Heonshik .
ACM SIGPLAN NOTICES, 2007, 42 (07) :195-206
[6]  
Glover F., 1989, ORSA Journal on Computing, V1, P190, DOI [10.1287/ijoc.2.1.4, 10.1287/ijoc.1.3.190]
[7]  
Glover F., 1989, J COMPUTING, V1, P190
[8]  
Gloy N., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P3, DOI 10.1109/MICRO.1995.476808
[9]   MiBench: A free, commercially representative embedded benchmark suite [J].
Guthaus, MR ;
Ringenberg, JS ;
Ernst, D ;
Austin, TM ;
Mudge, T ;
Brown, RB .
WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, 2001, :3-14
[10]  
Handy J., 1998, CACHE MEMORY BOOK, P22