Highly-integrated analog baseband for 3G WCDMA featured cellular phones

被引:0
作者
Nicollini, Germano [1 ]
Confalonieri, Pierangelo [2 ]
Zamprogno, Marco [2 ]
Martignone, Riccardo [2 ]
Barbieri, Andrea [2 ]
Minuti, Alberto [2 ]
Girardi, Francesca [2 ]
Mecchia, Alessandro [2 ]
Devecchi, Daniele [2 ]
Pernici, Sergio [2 ]
机构
[1] ST Ericsson, Audio & Converter Expertise Center, Agrate Brianza, MB, Italy
[2] ST Ericsson, Agrate Brianza, MB, Italy
关键词
Baseband converters; Analog-to-digital converters; Digital-to-analog converters; General-purpose ADC; Bandgap references; SoC; SIGMA; CONVERTERS;
D O I
10.1007/s10470-013-0096-9
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an analog baseband circuit which is fully integrated in a 3G WCDMA digital baseband controller (modem) together with an application (multimedia) processor targeted featured cellular phones. The analog baseband is made by two (I and Q) 8b+ Analog-to-digital converters (ADCs), two (I and Q) 10b digital-to-analog converters with filters, a 10b auxiliary ADC, and a common circuit for the generation of an accurate bandgap reference voltage and biasing currents. To avoid performance degradations caused by crosstalk among the converters or from the nearby digital baseband activity, several design and layout precautions have been taken. All performance are guaranteed in mass production from -40 to +130 A degrees C. The analog baseband converters are designed at 2.5 V supply in a 65 nm CMOS process with double oxide and MIM capacitor options. Total power consumption and area are 32.8 mW and 1.8 mm(2), respectively.
引用
收藏
页码:207 / 223
页数:17
相关论文
共 21 条
[1]  
*3GPP, 34121 3GPP TS
[2]  
ADAMS RW, 1991, J AUDIO ENG SOC, V39, P515
[3]  
[Anonymous], 2005, 1603634FCP101
[4]  
[Anonymous], P IEEE INT SOL STAT
[5]   Baseband and audio mixed-signal front-end IC for GSM/EDGE applications [J].
Baggini, Barbara ;
Basedau, Philipp ;
Becker, Rolf ;
Bode, Peter ;
Burdenski, Ralf ;
Esfahani, Farzad ;
Groeneweg, Willem ;
Helfenstein, Markus ;
Lampe, Alexander ;
Ryter, Roland ;
Stephan, Ralph .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (06) :1364-1379
[6]   Linearity enhancement of multibit Delta Sigma and D/A converters using data weighted averaging [J].
Baird, RT ;
Fiez, TS .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :753-762
[7]  
Baji T., 1985, UCBERLM8586
[8]  
CHRISTEN T, 2007, P ISSCC, P240
[9]   A 2.7mW 1MSps 10b analog-to-digital converter with built-in reference buffer and 1LSB accuracy programmable input ranges [J].
Confalonieri, P ;
Zamprogno, M ;
Girardi, F ;
Nicollini, G ;
Nagari, A .
ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, :255-258
[10]  
ETSI, 1996, Digital Cellular Telecommunications System (Phase 2+)