Through silicon vias filled with planarized carbon nanotube bundles

被引：46

作者：

Wang, Teng ^{[1
,2
]}

Jeppson, Kjell ^{[1
]}

Olofsson, Niklas ^{[3
]}

Campbell, Eleanor E. B. ^{[4
,5
]}

Liu, Johan ^{[1
,6
,7
]}

机构：

[1] Chalmers Univ Technol, Dept Microtechnol & Nanosci, SE-41296 Gothenburg, Sweden

[2] SHT Smart High Tech AB, SE-42834 Kallered, Sweden

[3] Univ Gothenburg, Dept Phys, SE-41296 Gothenburg, Sweden

[4] Univ Edinburgh, Sch Chem, Edinburgh EH9 3JJ, Midlothian, Scotland

[5] Konkuk Univ, Dept Phys, Seoul 143701, South Korea

[6] Shanghai Univ, Sch Mech Engn & Automat, Key Lab New Displays & Syst Applicat, Shanghai 200072, Peoples R China

[7] Shanghai Univ, Sch Mech Engn & Automat, SMIT Ctr, Shanghai 200072, Peoples R China

来源：

NANOTECHNOLOGY | 2009年 / 20卷 / 48期

基金：

美国国家科学基金会; 瑞典研究理事会;

关键词：

THROUGH-SILICON; INTERCONNECTS; GROWTH;

D O I：

10.1088/0957-4484/20/48/485203

中图分类号：

TB3 [工程材料学];

学科分类号：

0805 ; 080502 ;

摘要：

The feasibility of using carbon nanotube (CNT) bundles as the fillers of through silicon vias (TSVs) has been demonstrated. CNT bundles are synthesized directly inside TSVs by thermal chemical vapor deposition (TCVD). The growth of CNTs in vias is found to be highly dependent on the geometric dimensions and arrangement patterns of the vias at atmospheric pressure. The CNT-Si structure is planarized by a combined lapping and polishing process to achieve both a high removal rate and a fine surface finish. Electrical tests of the CNT TSVs have been performed and their electrical resistance was found to be in the few hundred ohms range. The reasons for the high electrical resistance have been discussed and possible methods to decrease the electrical resistance have been proposed.

引用

页数：6

共 50 条

[21] Carbon nanotube array vias for interconnect applications
Ting, Jyh-Hua
Chiu, Ching-Chieh
Huang, Fuang-Yuan
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2009, 27 (03): : 1086 - 1092
[22] Modeling of Crosstalk in Through Silicon Vias
Engin, A. Ege
Narasimhan, Srinidhi Raghavan
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2013, 55 (01) : 149 - 158
[23] Electrical Modeling and Characterization of Copper/Carbon Nanotubes in Tapered Through Silicon Vias
Rao, Madhav
2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 366 - 371
[24] Dry densification of carbon nanotube bundles
Wang, Teng
Jeppson, Kjell
Liu, Johan
CARBON, 2010, 48 (13) : 3795 - 3801
[25] Type of distortionless through silicon via design based on the multiwalled carbon nanotube
Lu, Qijun
Zhu, Zhangming
Yang, Yintang
Ding, Ruixue
MICRO & NANO LETTERS, 2013, 8 (12): : 869 - 871
[26] Effect of Polymer Liners in CNT based Through Silicon Vias
Kumari, Archana
Majumder, M. K.
Kaushik, B. K.
Manhas, S. K.
2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 1921 - 1925
[27] Mechanism of the Local Cu Protrusion in Cu-Filled Through Silicon Vias Under Heat Treatment
Zhao, Xuewei
Ma, Limin
Wang, Yishu
Guo, Fu
JOURNAL OF ELECTRONIC MATERIALS, 2019, 48 (01) : 152 - 158
[28] Admittance extraction and analysis for through silicon vias near edge and at corner of silicon substrate
Liu, Sheng
Tang, Wanchun
Huang, Cheng
Zhu, Jianping
Zhuang, Wei
IET MICROWAVES ANTENNAS & PROPAGATION, 2016, 10 (12) : 1345 - 1351
[29] Contact Resistance and Reliability of 40 nm Carbon Nanotube Vias
Vyas, Anshul A.
Yang, Cary Y.
Wang, Phillip
Zhou, Changjian
Chai, Yang
2016 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2016, : 203 - 205
[30] Performance Analysis of Multiwalled Carbon Nanotube Bundles
Sahoo, Manodipan
Rahaman, Hafizur
2013 IEEE XXXIII INTERNATIONAL SCIENTIFIC CONFERENCE ELECTRONICS AND NANOTECHNOLOGY (ELNANO), 2013, : 200 - 204

← 1 2 3 4 5 →