Through silicon vias filled with planarized carbon nanotube bundles

被引：46

作者：

Wang, Teng ^{[1
,2
]}

Jeppson, Kjell ^{[1
]}

Olofsson, Niklas ^{[3
]}

Campbell, Eleanor E. B. ^{[4
,5
]}

Liu, Johan ^{[1
,6
,7
]}

机构：

[1] Chalmers Univ Technol, Dept Microtechnol & Nanosci, SE-41296 Gothenburg, Sweden

[2] SHT Smart High Tech AB, SE-42834 Kallered, Sweden

[3] Univ Gothenburg, Dept Phys, SE-41296 Gothenburg, Sweden

[4] Univ Edinburgh, Sch Chem, Edinburgh EH9 3JJ, Midlothian, Scotland

[5] Konkuk Univ, Dept Phys, Seoul 143701, South Korea

[6] Shanghai Univ, Sch Mech Engn & Automat, Key Lab New Displays & Syst Applicat, Shanghai 200072, Peoples R China

[7] Shanghai Univ, Sch Mech Engn & Automat, SMIT Ctr, Shanghai 200072, Peoples R China

来源：

NANOTECHNOLOGY | 2009年 / 20卷 / 48期

基金：

瑞典研究理事会; 美国国家科学基金会;

关键词：

THROUGH-SILICON; INTERCONNECTS; GROWTH;

D O I：

10.1088/0957-4484/20/48/485203

中图分类号：

TB3 [工程材料学];

学科分类号：

0805 ; 080502 ;

摘要：

The feasibility of using carbon nanotube (CNT) bundles as the fillers of through silicon vias (TSVs) has been demonstrated. CNT bundles are synthesized directly inside TSVs by thermal chemical vapor deposition (TCVD). The growth of CNTs in vias is found to be highly dependent on the geometric dimensions and arrangement patterns of the vias at atmospheric pressure. The CNT-Si structure is planarized by a combined lapping and polishing process to achieve both a high removal rate and a fine surface finish. Electrical tests of the CNT TSVs have been performed and their electrical resistance was found to be in the few hundred ohms range. The reasons for the high electrical resistance have been discussed and possible methods to decrease the electrical resistance have been proposed.

引用

页数：6

共 50 条

[21] Potential Applicability of Single-Walled Carbon Nanotube Through-Silicon Vias for Differential Signal Transmission
Hu, Qing-Hao
Zhao, Wen-Sheng
Wang, Gaofeng
Wang, Da-Wei
2019 12TH INTERNATIONAL WORKSHOP ON THE ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS (EMC COMPO 2019), 2019, : 40 - 42
[22] Protrusion of electroplated copper filled in through silicon vias during annealing process
Chen, Si
Qin, Fei
An, Tong
Chen, Pei
Xie, Bin
Shi, Xunqing
MICROELECTRONICS RELIABILITY, 2016, 63 : 183 - 193
[23] Improvement on Fully Filled Through Silicon Vias by Optimized Sputtering and Electroplating Conditions
Zhao, Fei
MATERIALS, 2019, 12 (22)
[24] Fabrication and electrical performance of through silicon via interconnects filled with a copper/carbon nanotube composite
Feng, Ying
Burkett, Susan L.
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2015, 33 (02):
[25] Carbon nanotube vias: A reality check
Li, Hong
Srivastava, Navin
Mao, Jun-Fa
Yin, Wen-Yan
Banerjee, Kaustav
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 207 - +
[26] Electrical Modeling of Carbon Nanotube Vias
Chiariello, Andrea G.
Maffucci, Antonio
Miano, Giovanni
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2012, 54 (01) : 158 - 166
[27] On the origins of near-surface stresses in silicon around Cu-filled and CNT-filled through silicon vias
Zhu, Ye
Ghosh, Kaushik
Li, Hong Yu
Lin, Yiheng
Tan, Chuan Seng
Xia, Guangrui
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2016, 31 (05)
[28] Electrothermal modelling and characterisation of submicron through-silicon carbon nanotube bundle vias for three-dimensional ICs
Zhao, Wen-Sheng
Sun, Lingling
Yin, Wen-Yan
Guo, Yong-Xin
MICRO & NANO LETTERS, 2014, 9 (02): : 123 - 126
[29] Horizontally Suspended Carbon Nanotube Bundles Patterned on Silicon Trench Sidewalls
Lu, Jingyu
Miao, Jianmin
PROCEEDINGS OF THE 2013 IEEE 5TH INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC), 2013, : 514 - 516
[30] Mass Transport Through Carbon Nanotube-Polystyrene Bundles
Lin, Rongzhou
Tran, Tuan
JOURNAL OF ELECTRONIC MATERIALS, 2016, 45 (05) : 2490 - 2495

← 1 2 3 4 5 →