Through silicon vias filled with planarized carbon nanotube bundles

被引:46
作者
Wang, Teng [1 ,2 ]
Jeppson, Kjell [1 ]
Olofsson, Niklas [3 ]
Campbell, Eleanor E. B. [4 ,5 ]
Liu, Johan [1 ,6 ,7 ]
机构
[1] Chalmers Univ Technol, Dept Microtechnol & Nanosci, SE-41296 Gothenburg, Sweden
[2] SHT Smart High Tech AB, SE-42834 Kallered, Sweden
[3] Univ Gothenburg, Dept Phys, SE-41296 Gothenburg, Sweden
[4] Univ Edinburgh, Sch Chem, Edinburgh EH9 3JJ, Midlothian, Scotland
[5] Konkuk Univ, Dept Phys, Seoul 143701, South Korea
[6] Shanghai Univ, Sch Mech Engn & Automat, Key Lab New Displays & Syst Applicat, Shanghai 200072, Peoples R China
[7] Shanghai Univ, Sch Mech Engn & Automat, SMIT Ctr, Shanghai 200072, Peoples R China
基金
美国国家科学基金会; 瑞典研究理事会;
关键词
THROUGH-SILICON; INTERCONNECTS; GROWTH;
D O I
10.1088/0957-4484/20/48/485203
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The feasibility of using carbon nanotube (CNT) bundles as the fillers of through silicon vias (TSVs) has been demonstrated. CNT bundles are synthesized directly inside TSVs by thermal chemical vapor deposition (TCVD). The growth of CNTs in vias is found to be highly dependent on the geometric dimensions and arrangement patterns of the vias at atmospheric pressure. The CNT-Si structure is planarized by a combined lapping and polishing process to achieve both a high removal rate and a fine surface finish. Electrical tests of the CNT TSVs have been performed and their electrical resistance was found to be in the few hundred ohms range. The reasons for the high electrical resistance have been discussed and possible methods to decrease the electrical resistance have been proposed.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Through-Silicon Vias Filled With Densified and Transferred Carbon Nanotube Forests
    Wang, Teng
    Chen, Si
    Jiang, Di
    Fu, Yifeng
    Jeppson, Kjell
    Ye, Lilei
    Liu, Johan
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 420 - 422
  • [2] Study on crosstalk characteristic of carbon nanotube through silicon vias for three dimensional integration
    Qian, Libo
    Xia, Yinshui
    Liang, Guojian
    MICROELECTRONICS JOURNAL, 2015, 46 (07) : 572 - 580
  • [3] Low-loss shielded through-silicon vias filled with multi-walled carbon nanotube bundle
    Su, Jinrong
    Ma, Runbo
    Chen, Xinwei
    Han, Liping
    Yang, Rongcao
    Zhang, Wenmei
    MICROELECTRONICS JOURNAL, 2016, 58 : 83 - 88
  • [4] Investigation of Carbon Nanotube-Based Through-Silicon Vias for PDN Applications
    Jin, Jing
    Zhao, Wen-Sheng
    Wang, Da-Wei
    Chen, Hong-Sheng
    Li, Er-Ping
    Yin, Wen-Yan
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2018, 60 (03) : 738 - 746
  • [5] Tape-Assisted Transfer of Carbon Nanotube Bundles for Through-Silicon-Via Applications
    Mu, Wei
    Sun, Shuangxi
    Jiang, Di
    Fu, Yifeng
    Edwards, Michael
    Zhang, Yong
    Jeppson, Kjell
    Liu, Johan
    JOURNAL OF ELECTRONIC MATERIALS, 2015, 44 (08) : 2898 - 2907
  • [6] Fabrication and electrical performance of through silicon via interconnects filled with a copper/carbon nanotube composite
    Feng, Ying
    Burkett, Susan L.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2015, 33 (02):
  • [7] Electrothermal modelling and characterisation of submicron through-silicon carbon nanotube bundle vias for three-dimensional ICs
    Zhao, Wen-Sheng
    Sun, Lingling
    Yin, Wen-Yan
    Guo, Yong-Xin
    MICRO & NANO LETTERS, 2014, 9 (02): : 123 - 126
  • [8] Performance Analysis of Single- and Multi-Walled Carbon Nanotube Based Through Silicon Vias
    Alam, Arsalan
    Majumder, Manoj Kumar
    Kumari, Archana
    Kumar, Vobulapuram Ramesh
    Kaushik, Brajesh Kumar
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1834 - 1839
  • [9] Modeling and Fabrication Aspects of Cu- and Carbon Nanotube-Based Through-Silicon Vias
    Goyal, Tanu
    Majumder, Manoj Kumar
    Kaushik, Brajesh Kumar
    IETE JOURNAL OF RESEARCH, 2021, 67 (03) : 377 - 393
  • [10] Electrothermal Modelling of Novel Through-Silicon Carbon Nanotube Bundle Vias (TS-CNTBV)
    Liu, Yun-Fan
    Yong, Zheng
    Jiao, Yan-Song
    Zhao, Wen-Sheng
    Yin, Wen-Yan
    2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2012, : 53 - 56