Loss study and reliability analysis of a new reconfigurable fault-tolerant multilevel inverter topology

被引:17
作者
Saketi, Sai Krishna [1 ]
Chaturvedi, Pradyumn [1 ]
Yadeo, Dharmendra [1 ]
Atkar, Dipesh [1 ]
机构
[1] VNIT, Dept Elect Engn, Nagpur, Maharashtra, India
关键词
reliability; photovoltaic power systems; PWM invertors; Markov processes; fault tolerance; minimum switch count; switch fault conditions; reduced device count; single switch fault; multiswitch fault; rated voltage; sine-carrier-based level-shifted pulse-width modulation; loss contribution; reliability density function; loss study; reliability analysis; photovoltaic systems; reconfigurable fault-tolerant multilevel inverter topology; FTMLI topology; control signal; junction temperature; PSIM thermal model tool; heat sink; Markov chain model; STATE;
D O I
10.1049/iet-pel.2020.0913
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A high reliable inverter with photovoltaic systems improves the efficiency and longevity of the entire system. Recent research emphasises on developing new fault-tolerant multilevel inverter (FTMLI) topologies. However, these topologies are not able to maintain rated voltage and power with a minimum switch count under switch fault conditions. This study proposes a new multilevel inverter with a reduced device count, which can handle both single switch fault and multi-switch fault by preserving its rated voltage and power. Sine-carrier-based level-shifted pulse-width modulation is used to generate control signals. The carriers are reconfigured based on the type and location of the fault. The loss contribution of each switch is calculated in all modes of operation by considering variations in junction temperature using a Powersim (PSIM) thermal model tool. This study helps to choose an appropriate heat sink for the switches. The reliability density function is calculated using a Markov chain model. A comparative study is presented to assess the notable benefits of the proposed topology over other existing similar topologies. The experimental results from the laboratory prototype are provided to verify the efficacy and practicality of the proposed FTMLI configuration.
引用
收藏
页码:4291 / 4303
页数:13
相关论文
共 23 条
[1]   Medium-Voltage Multilevel Converters-State of the Art, Challenges, and Requirements in Industrial Applications [J].
Abu-Rub, Haitham ;
Holtz, Joachim ;
Rodriguez, Jose ;
Ge Baoming .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) :2581-2596
[2]   Performance Evaluation of Fault-Tolerant Neutral-Point-Clamped Converters [J].
Ceballos, Salvador ;
Pou, Josep ;
Robles, Eider ;
Zaragoza, Jordi ;
Luis Martin, Jose .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) :2709-2718
[3]  
Department of Defense, 1991, MILHDBK217F DEP DEF, P34
[4]   A Single-Phase Five-Level Inverter Topology With Switch Fault-Tolerance Capabilities [J].
Gautam, Shivam Prakash ;
Kumar, Lalit ;
Gupta, Shubhrata ;
Agrawal, Nitesh .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2017, 64 (03) :2004-2014
[5]   Multilevel Inverter Topologies With Reduced Device Count: A Review [J].
Gupta, Krishna Kumar ;
Ranjan, Alekh ;
Bhatnagar, Pallavee ;
Sahu, Lalit Kumar ;
Jain, Shailendra .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (01) :135-151
[6]   Fault-tolerant structure for cascaded H-bridge multilevel inverter and reliability evaluation [J].
Haji-Esmaeili, Mohammad Mehdi ;
Naseri, Mersad ;
Khoun-Jahan, Hossein ;
Abapour, Mehdi .
IET POWER ELECTRONICS, 2017, 10 (01) :59-70
[7]   Recent Advances and Industrial Applications of Multilevel Converters [J].
Kouro, Samir ;
Malinowski, Mariusz ;
Gopakumar, K. ;
Pou, Josep ;
Franquelo, Leopoldo G. ;
Wu, Bin ;
Rodriguez, Jose ;
Perez, Marcelo A. ;
Leon, Jose I. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) :2553-2580
[8]   A Linear-Generator-Based Wave Power Plant Model Using Reliable Multilevel Inverter [J].
Maddugari, Santosh Kumar ;
Borghate, Vijay B. ;
Sabyasachi, Sidharth ;
Karasani, Raghavendra Reddy .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2019, 55 (03) :2964-2972
[9]   Analysis of the Fault-Tolerance Capacity of the Multilevel Active-Clamped Converter [J].
Nicolas-Apruzzese, Joan ;
Busquets-Monge, Sergio ;
Bordonau, Josep ;
Alepuz, Salvador ;
Calle-Prado, Alejandro .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (11) :4773-4783
[10]   A Review on Reduced Switch Count Multilevel Inverter Topologies [J].
Omer, Prabhu ;
Kumar, Jagdish ;
Surjan, Balwinder Singh .
IEEE ACCESS, 2020, 8 :22281-22302