Design optimization of metal nanocrystal memory - Part I: Nanocrystal array engineering

被引:59
作者
Hou, Tuo-Hung [1 ]
Lee, Chungho [1 ]
Narayanan, Venkat [1 ]
Ganguly, Udayan [1 ]
Kan, Edwin Chihchuan [1 ]
机构
[1] Cornell Univ, Sch Elect & Comp Engn, Ithaca, NY 14853 USA
基金
美国国家科学基金会;
关键词
electrostatics; modeling; nanocrystal (NC); nonvolatile memories; three dimensional (3-D);
D O I
10.1109/TED.2006.885677
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The three-dimensional (3-D) electrostatics together with the modified Wentzel-Kramers-Brillouin tunneling model has been implemented to simulate the programming and retention characteristics of the metal nanocrystal (NC) memories. Good agreements with experimental data are first demonstrated to calibrate the transport parameters. In contrast to previous works, the 3-D electrostatic effects investigated in this paper are proven very significant in the memory operations. Therefore, new design criteria of metal NC memories are investigated. Part I presents the physical model and the NC array design optimization. A sparse and large-size NC array, which is suitable for the one-dimensional narrow-channel memories, provides higher program/erase tunneling current density due to the field-enhancement effect and lower charging energy due to the. large NC capacitance. On the other hand, to achieve a sufficient memory window, fast programming speed, and long retention time in the typical two-dimensional channel memories, a dense and large-size NC array is favorable while taking the tradeoff with the NC number density into account. Based on the same theoretical model, the authors continue in Part II to consider the design optimization when high-kappa dielectrics can be employed.
引用
收藏
页码:3095 / 3102
页数:8
相关论文
共 25 条
[1]   Future directions and challenges for ETox flash memory scaling [J].
Atwood, G .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (03) :301-305
[2]   Modeling of tunneling P/E for nanocrystal memories [J].
Compagnoni, CM ;
Ielmini, D ;
Spinelli, AS ;
Lacaita, AL .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (04) :569-576
[3]  
Crowley J. M., 1986, FUNDAMENTALS APPL EL
[4]   Experimental and theoretical investigation of nano-crystal and nitride-trap memory devices [J].
De Salvo, B ;
Ghibaudo, G ;
Pananakakis, G ;
Masson, P ;
Baron, T ;
Buffet, N ;
Fernandes, A ;
Guillaumot, B .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (08) :1789-1799
[5]   Carbon nanotube-based nonvolatile memory with charge storage in metal nanocrystals [J].
Ganguly, U ;
Kan, EC ;
Zhang, YG .
APPLIED PHYSICS LETTERS, 2005, 87 (04)
[6]  
Ghetti A, 2000, IEEE T ELECTRON DEV, V47, P2358, DOI 10.1109/16.887022
[7]  
Guarini KW, 2003, 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, P541
[8]   Design optimization of metal nanocrystal memory - Part II: Gate-stack engineering [J].
Hou, Tuo-Hung ;
Lee, Chungho ;
Narayanan, Venkat ;
Ganguly, Udayan ;
Kan, Edwin Chihchuan .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (12) :3103-3109
[9]   Direct tunneling hole currents through ultrathin gate oxides in metal-oxide-semiconductor devices [J].
Hou, YT ;
Li, MF ;
Jin, Y ;
Lai, WH .
JOURNAL OF APPLIED PHYSICS, 2002, 91 (01) :258-264
[10]   Asymmetric electric field enhancement in nanocrystal memories [J].
Lee, C ;
Ganguly, U ;
Narayanan, V ;
Hou, TH ;
Kim, J ;
Kan, EC .
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (12) :879-881