All-Digital CMOS Time-to-Digital Converter With Temperature-Measuring Capability

被引:8
|
作者
Chen, Chun-Chi [1 ]
Chen, Chao-Lieh [1 ]
Fang, Wei [1 ]
Chu, Yen-Chan [1 ]
机构
[1] Natl Kaohsiung Univ Sci & Technol, Dept Elect Engn, Kaohsiung 81146, Taiwan
关键词
Temperature measurement; Logic gates; Delays; Inverters; Temperature sensors; Delay lines; CMOS; pulse shrinking; smart temperature sensor (STS); time-to-digital converter (TDC);
D O I
10.1109/TVLSI.2020.3007587
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This brief presents an all-digital CMOS pulse-shrinking time-to-digital converter (TDC) with temperature-measuring capability for higher circuit value and cost saving. A pulse generator is proposed to generate either a time-added pulse or a temperature-sensing pulse. A cyclic delay line (DL) composed of a temperature-sensing DL and a pulse-shrinking DL becomes area efficient and achieves sufficiently wide dynamic range. A time subtractor that eliminates the effect of the offset error enhances accuracy. The proposed TDC is fabricated with TSMC 0.35-mu m CMOS process and has a small area of approximately 0.019 mm(2). The effective time resolution is approximately 45 ps, with an integral nonlinearity of -0.5 to 0.85 least significant bit (LSB). The achieved temperature resolution is nearly 0.1 degrees C/LSB, with an inaccuracy of -1.35 degrees C to 0.7 degrees C for a range of 0 degrees C-90 degrees C. Experimental results prove that we have proposed the first TDC that successfully measures time and temperature.
引用
收藏
页码:2079 / 2083
页数:5
相关论文
共 50 条
  • [1] Design of an All-Digital, Low Power Time-to-Digital Converter in 0.18μm CMOS
    Pokhara, Ankur
    Agrawal, Jatin
    Mishra, Biswajit
    2017 7TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED), 2017,
  • [2] An All-Digital PLL with a First Order Noise Shaping Time-to-Digital Converter
    Brandonisio, Francesco
    Maloberti, Franco
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 241 - 244
  • [3] Power-Efficient Time-to-Digital Converter for All-Digital Frequency Locked Loops
    Pasha, Muhammad Touqir
    Andersson, Niklas U.
    Vesterbacka, Mark
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 300 - 303
  • [4] All-Digital Time-to-Digital Converter Design Methodology Based on Structured Data Paths
    Machado, Rui
    Cabral, Jorge
    Alves, Filipe Serra
    IEEE ACCESS, 2019, 7 : 108447 - 108457
  • [5] A LOW POWER TIME-TO-DIGITAL CONVERTER FOR ALL-DIGITAL PHASE-LOCKED LOOP
    Yu Guangming Wang YuYang Huazhong (Department of Electronic Engineering
    Journal of Electronics(China), 2011, 28 (03) : 402 - 408
  • [6] A REVIEW OF CMOS TIME-TO-DIGITAL CONVERTER
    Wang, Zixuan
    Huang, Cheng
    Wu, Jianhui
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (07)
  • [7] All-digital ΔΣ time-to-digital converter with Bi-Directional gated delay line time integrator
    Park, Young Jun
    Parekh, Parth
    Yuan, Fei
    MICROELECTRONICS JOURNAL, 2018, 81 : 179 - 191
  • [8] Note: All-digital pulse-shrinking time-to-digital converter with improved dynamic range
    Chen, Chun-Chi
    Hwang, Chorng-Sii
    Lin, Yi
    Chen, Guan-Hong
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2016, 87 (04):
  • [9] An All-Digital Self-Calibration Method for a Vernier-Based Time-to-Digital Converter
    Rashidzadeh, Rashid
    Ahmadi, Majid
    Miller, William C.
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2010, 59 (02) : 463 - 469
  • [10] All-digital pulse-expansion-based CMOS digital-to-time converter
    Chen, Chun-Chi
    Chu, Che-Hsun
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2017, 88 (02):