Electrical characterization and modeling of MOS structures with an ultra-thin oxide

被引:22
|
作者
Clerc, R
De Salvo, B
Ghibaudo, G
Reimbold, G
Pananakakis, G
机构
[1] UMR CNRS, ENSERG, Lab Phys Composants Semicond, F-38016 Grenoble, France
[2] CEA, LETI, DMEL, F-38054 Grenoble, France
关键词
MOS structure; ultra-thin oxide; capacitance; tunneling;
D O I
10.1016/S0038-1101(01)00113-7
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ultra-thin oxides (1-3 nm) are foreseen to be used as gate dielectric in CMOS technology during the next 10 years. Nevertheless, they require new approaches in modeling and characterization due to the onset of quantum effects (confinement and direct tunneling). In this paper, the modeling of quantum effects is briefly reviewed, underlining recent results. An original method to extract the oxide thickness from C-V measurement without using time-consuming simulation is proposed. Moreover an analytical model for the gate current in the inversion regime is developed based on the concept of impact frequency and within the variational approach for quantum confinement. Finally, a new experimental procedure for effective mass and barrier height extraction in thin oxides is presented. (C) 2002 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:407 / 416
页数:10
相关论文
共 50 条
  • [1] Characterization of MOS structures with ultra-thin tunneling oxynitride
    Fujioka, H
    Wann, C
    Park, D
    Hu, C
    SURFACE/INTERFACE AND STRESS EFFECTS IN ELECTRONIC MATERIALS NANOSTRUCTURES, 1996, 405 : 333 - 338
  • [2] Novel characterization tool for the study of dielectric breakdown of ultra-thin oxide MOS structures
    Elettronica, Informatica, Telecomunicazioni, Pisa, Italy
    Conf Rec IEEE Instrum Meas Technol Conf, (1923-1926):
  • [3] A novel characterization tool for the study of dielectric breakdown of ultra-thin oxide MOS structures
    Basso, G
    Crupi, F
    Neri, B
    Giannetti, R
    Lombardo, S
    IMTC/99: PROCEEDINGS OF THE 16TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS. 1-3, 1999, : 1923 - 1926
  • [4] ELECTRICAL-CONDUCTION IN MOS CAPACITORS WITH AN ULTRA-THIN OXIDE LAYER
    KASSMI, K
    PROM, JL
    SARRABAYROUSE, G
    SOLID-STATE ELECTRONICS, 1991, 34 (05) : 509 - 514
  • [5] Electrical characterization and quantum modeling of MOS capacitors with ultra-thin oxides (1.4-3 nm)
    Clerc, R
    Spinelli, AS
    Ghibaudo, G
    Leroux, C
    Pananakakis, G
    MICROELECTRONICS RELIABILITY, 2001, 41 (07) : 1027 - 1030
  • [6] Direct tunneling relaxation spectroscopy in ultra-thin gate oxide MOS structures
    Wei, JL
    Mao, LF
    Xu, MZ
    Tan, CH
    SOLID-STATE ELECTRONICS, 2000, 44 (11) : 2021 - 2025
  • [7] Improved method for the oxide thickness extraction in MOS structures with ultra-thin gate dielectrics
    Ghibaudo, G.
    Bruyere, S.
    Devoivre, T.
    DeSalvo, B.
    Vincent, E.
    IEEE International Conference on Microelectronic Test Structures, 1999, : 111 - 116
  • [8] Improved method for the oxide thickness extraction tn MOS structures with ultra-thin gate dielectrics
    Ghibaudo, G
    Bruyère, S
    Devoivre, T
    DeSalvo, B
    Vincent, E
    ICMTS 1999: PROCEEDINGS OF THE 1999 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 1999, : 111 - 116
  • [9] Characterization and modeling of the tunneling current in Si-SiO2-Si structures with ultra-thin oxide layer
    Ghetti, A
    MICROELECTRONIC ENGINEERING, 2001, 59 (1-4) : 127 - 136
  • [10] Modeling of current-voltage characteristics of metal/ultra-thin oxide/semiconductor structures
    Khlifi, Y
    Kassmi, K
    Roubi, L
    Maimouni, R
    EUROPEAN PHYSICAL JOURNAL-APPLIED PHYSICS, 2000, 9 (03): : 239 - 246