NARROW FOOTPRINT COPPER SEALING RINGS FOR LOW-TEMPERATURE HERMETIC WAFER-LEVEL PACKAGING

被引:0
|
作者
Wang, Xiaojing [1 ]
Bleiker, Simon J. [1 ]
Antelius, Mikael [2 ]
Stemme, Goran [1 ]
Niklaus, Frank [1 ]
机构
[1] KTH Royal Inst Technol, Dept Micro & Nanosyst, Stockholm, Sweden
[2] APR Technol AB, Enkoping, Sweden
关键词
MICROSTRUCTURE; ENCAPSULATION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports a narrow footprint sealing ring design for low-temperature, hermetic, and mechanically stable wafer-level packaging. Copper (Cu) sealing rings that are as narrow as 8 mu m successfully seal the enclosed cavities on the wafers after bonding at a temperature of 250 degrees C. Different sealing structure designs are evaluated and demonstrate excellent hermeticity after 3 months of storage in ambient atmosphere. A leak rate of better than 3.6x10-16 mbarL/s is deduced based on results from residual gas analysis measurements. The sealing yield after wafer bonding is found to be not limited by the Cu sealing ring width but by a maximum acceptable wafer-to-wafer misalignment.
引用
收藏
页码:423 / 426
页数:4
相关论文
共 50 条
  • [11] Die and wafer-level hermetic sealing for MEMS applications
    Fasoro, Abiodun A.
    Pandojirao-S, Praveen
    Popa, Dan O.
    Stephanou, Harry E.
    Agonafer, Dereje A.
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 67 - 72
  • [12] Metal-Assisted Hermetic Wafer-Level Packaging
    Chagnon, Dany
    Isik, Dilek
    Levesque, Pierre
    Lewis, Francois
    Caza, Marie-Eve
    Le, Xuan Than
    Poirier, Jean-Sebastien
    Michel, Damien
    Larger, Ronan
    Moutanabbir, Oussama
    2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 60 - 60
  • [13] Wafer-level vacuum/hermetic packaging technologies for MEMS
    Lee, Sang-Hyun
    Mitchell, Jay
    Welch, Warren
    Lee, Sangwoo
    Najafi, Khalil
    RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/MOEMS AND NANODEVICES IX, 2010, 7592
  • [14] A novel wafer-level hermetic packaging for MEMS devices
    Tsou, Chingfu
    Li, Hungchung
    Chang, Hsing-Cheng
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (04): : 616 - 621
  • [15] Novel hermetic wafer-level-packaging technology using low-temperature passivation
    Leib, J
    Mund, D
    Töpper, M
    55th Electronic Components & Technology Conference, Vols 1 and 2, 2005 Proceedings, 2005, : 562 - 565
  • [16] MEMS & MOEMS reliability: Wafer-level packaging and low-temperature processing issues
    Weiss, P
    PROCEEDINGS OF WFOPC 2005: 4TH IEEE/LEOS WORKSHOP ON FIBRES AND OPTICAL PASSIVE COMPONENTS, 2005, : 75 - 86
  • [17] Low Temperature Direct Bonding for Hermetic Wafer level Packaging
    Nie, Lei
    Shi, Tielin
    Tang, Zirong
    Liu, Shiyuan
    Liao, Guanglan
    2009 4TH IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1 AND 2, 2009, : 472 - 475
  • [18] Low-temperature wafer-level transfer bonding
    Niklaus, F
    Enoksson, P
    Griss, P
    Kälvesten, E
    Stemme, G
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2001, 10 (04) : 525 - 531
  • [19] Glass Frit Jetting for Advanced Wafer-Level Hermetic Packaging
    Roshanghias, Ali
    Bardong, Jochen
    Binder, Alfred
    MATERIALS, 2022, 15 (08)
  • [20] Wafer-Level Hermetic Package by Low-Temperature Cu/Sn TLP Bonding with Optimized Sn Thickness
    Wu, Zijian
    Cai, Jian
    Wang, Qian
    Wang, Junqiang
    Wang, Dejun
    JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (10) : 6111 - 6118