Performance Evaluation of Channel Coding for Gbps 60-GHz OFDM-based Wireless Communications

被引:6
作者
Marinkovic, Miroslav [1 ]
Piz, Maxim [1 ]
Choi, Chang-Soon [1 ]
Panic, Goran [1 ]
Ehrig, Marcus [1 ]
Grass, Eckhard [1 ]
机构
[1] IHP Microelect, D-15236 Frankfurt, Oder, Germany
来源
2010 IEEE 21ST INTERNATIONAL SYMPOSIUM ON PERSONAL INDOOR AND MOBILE RADIO COMMUNICATIONS (PIMRC) | 2010年
关键词
60-GHz wireless communication; OFDM; LDPC code; convolutional code;
D O I
10.1109/PIMRC.2010.5671892
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we undertake a comparison of LDPC (768,384) and convolutional (171,133) codes for 60-GHz OFDM-based wireless communication systems. The comparison is based on two parameters: Frame Error Rate (FER) for 60-GHz channels and decoding hardware complexity for a required throughput of more than 1 Gbps. Additionally, we provide performance parameters of a fully parallel LDPC decoder chip, fabricated in our IHP in-house 0.13 mu m CMOS technology, achieving a throughput of more than 1 Gbps.
引用
收藏
页码:994 / 998
页数:5
相关论文
共 10 条
[1]  
[Anonymous], 2005, P80216E2005 IEEE
[2]  
[Anonymous], 80215070533R0 IEEE
[3]   A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder [J].
Blanksby, AJ ;
Howland, CJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (03) :404-412
[4]  
Cui Z., 2007, P IEEE INT S CIRC SY, P917
[5]   Loosely coupled memory-based decoding architecture for low density parity check codes [J].
Kang, Se-Hyeon ;
Park, In-Cheol .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (05) :1045-1056
[6]  
Krstic M., 2008, VLSI SOC RHOD ISL OC, P156
[7]  
LIU HY, 2005, ISSCC, V1, P444
[8]  
Piz M., 2007, IEEE PIMRC 2008 ATH
[9]  
Piz M., 2009, INT S CIRC SYST TAIW
[10]  
Piz M., 2009, OFDM WORKSH TU HAUMB