M2-B-quadro:: A scalable optical switch architecture for contention resolution

被引:0
|
作者
Chang, WR [1 ]
Lin, HT [1 ]
Wu, HT [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 70101, Taiwan
关键词
switched delay line; bypass line; optical switch;
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
This paper proposes a new switching architecture to be used in all optical networks. The proposed switch, denoted as M-2-B-Quadro, is an extension of the 2 x 2 two-stage Multi-buffer Bypass Quadro (M-B-Quadro) switch introduced by the current authors in [1]. By incorporating bypass lines and employing a novel switch control strategy, denoted as POS, the proposed switching node effectively resolves packet contentions and provides a substantial reduction in the packet deflection probability. We also demonstrate that such architecture can also be applied to design a generic multiple stages switch of a larger number of input/output ports with superior performances.
引用
收藏
页码:807 / 811
页数:5
相关论文
共 50 条
  • [41] A sub-grouped wavelength conversion switch architecture for scalable and large-capacity optical cross-connect
    Kuroyanagi, S
    Nishi, T
    ECOC'01: 27TH EUROPEAN CONFERENCE ON OPTICAL COMMUNICATION, VOLS 1-6, 2001, : 474 - 475
  • [42] Binary Contention Resolution for M2M Random Access Prioritization in LTE-A and 5G
    Vilgelm, Mikhail
    Kellerer, Wolfgang
    2017 IFIP NETWORKING CONFERENCE (IFIP NETWORKING) AND WORKSHOPS, 2017,
  • [43] Optical-switch Benes architecture based on 2-D MEMS
    Maier, Guido
    Savastano, Luigi
    Pattavina, Achille
    Bregni, Stefano
    Martinelli, Mario
    HPSR: 2006 WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2006, : 265 - +
  • [44] Scalable and systolic architecture for computing double exponentiation over GF(2m)
    Lee, Chiou-Yng
    Lin, Jim-Min
    Chiou, Che Wun
    ACTA APPLICANDAE MATHEMATICAE, 2006, 93 (1-3) : 161 - 178
  • [45] Scalable and Systolic Architecture for Computing Double Exponentiation Over GF(2m)
    Chiou-Yng Lee
    Jim-Min Lin
    Che Wun Chiou
    Acta Applicandae Mathematica, 2006, 93 : 161 - 178
  • [46] ARCHITECTURE OF CROSSTALK-REDUCED DIGITAL OPTICAL 2X2 SWITCH (CRDOS)
    NOLTING, HP
    GRAVERT, M
    IEEE PHOTONICS TECHNOLOGY LETTERS, 1995, 7 (11) : 1294 - 1296
  • [47] Scalable 3-stage ATM switch architecture using optical WDM grouped links based on dynamic bandwidth sharing
    Nakai, K
    Oki, E
    Yamanaka, N
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (02): : 213 - 218
  • [48] Scalable 3-stage ATM switch architecture using optical WDM grouped links based on dynamic bandwidth sharing
    Nakai, K
    Oki, E
    Yamanaka, N
    IEICE TRANSACTIONS ON COMMUNICATIONS, 1999, E82B (02) : 265 - 270
  • [49] Compact, Scalable, Fast-Response Multimode 2 x 2 Optical Switch Based on Inverse Design
    Sun, Shangsen
    Tong, Weiyu
    Yang, Erqi
    Wu, Bo
    Zhang, Runsen
    Zhu, Ning
    Hu, Bin
    Gao, Dingshan
    Dong, Jianji
    Zhang, Xinliang
    LASER & PHOTONICS REVIEWS, 2024, 18 (10)
  • [50] Scalable IoT/M2M Platforms based on Kubernetes-enabled NFV MANO Architecture
    Chen, Hung-Li
    Lin, Fuchun Joseph
    2019 INTERNATIONAL CONFERENCE ON INTERNET OF THINGS (ITHINGS) AND IEEE GREEN COMPUTING AND COMMUNICATIONS (GREENCOM) AND IEEE CYBER, PHYSICAL AND SOCIAL COMPUTING (CPSCOM) AND IEEE SMART DATA (SMARTDATA), 2019, : 1106 - 1111