Design of a 32nm Independently-Double-Gated FlexFET SOI Transistor

被引:2
|
作者
Modzelewski, K. [1 ]
Chintala, R. [1 ]
Moolamalla, H. [1 ]
Parke, S. [1 ]
Hackler, D. [2 ]
机构
[1] Tennessee Technol Univ, Cookeville, TN USA
[2] American Semicond Inc, Boise, ID USA
来源
2008 17TH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICRO-NANO SYMPOSIUM, PROCEEDINGS | 2008年
关键词
CMOS; FlexFET; independent double gated transistors; short channel effect; SOI;
D O I
10.1109/UGIM.2008.24
中图分类号
G40 [教育学];
学科分类号
040101 ; 120403 ;
摘要
Considerable recent research has focused on developing vertical FinFET-type double-gated CMOS devices. Planar independently-double-gated FlexFET CMOS transistors have recently been reported, exhibiting strong dynamic threshold voltage control. The FlexFET device design utilizes a mid-gap metal top gate self-aligned to an implanted HET bottom gate. A simple analytical dynamic threshold model is developed in this work and verified by extensive device simulation. Optimization of the top gate oxide thickness, silicon thickness, and gate work functions for a 32nm node FlexFET CMOS technology is achieved by device simulation using SILVACO. Ideal dynamic threshold control of this 32nm device is achieved with relatively thick 11 nm silicon and 4nm gate oxide thicknesses.
引用
收藏
页码:64 / +
页数:2
相关论文
共 9 条
  • [1] Comparative Analysis of the Design Techniques for Low Leakage SRAMs at 32nm
    Gupta, Monica
    Gupta, Kirti
    Pandey, Neeta
    MICROPROCESSORS AND MICROSYSTEMS, 2021, 85
  • [2] Role of High-k in 32nm FDSOI MOS Transistor for High Frequency Applications
    Pandey, Ankita
    Yadava, Narendra
    Chauhan, R. K.
    2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 615 - 619
  • [3] A 20 Gbit/s RFDAC-based Direct-Modulation W-band Transmitter in 32nm SOI CMOS
    Al-Rubaye, Hasan
    Rebeiz, Gabriel M.
    2016 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2016, : 206 - 209
  • [4] Design of Low Power Logic Gates by Using 32nm and 16nm FinFET Technology
    Nalamwar, Sapana S.
    Bhosale, Smita A.
    2015 INTERNATIONAL CONFERENCE ON ENERGY SYSTEMS AND APPLICATIONS, 2015, : 81 - 85
  • [5] DESIGN OF A NOVEL ARRAY MULTIPLIER USING ADIABATIC LOGIC IN 32NM CMOS TECHNOLOGY
    Pittala, Suresh Kumar
    Rani, A. Jhansi
    IIOAB JOURNAL, 2016, 7 (09) : 740 - 745
  • [6] A 0.001mm2 100μW On-chip Temperature Sensor with ±1.95°C (3σ) Inaccuracy In 32nm SOI CMOS
    Chowdhury, Golam R.
    Hassibi, Arjang
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1999 - 2002
  • [7] Reconfigurable X-Band 4x4 Butler Array in 32nm CMOS SOI for Angle-Reject Arrays
    Tork, Amro
    Natarajan, Arun
    2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2016,
  • [8] Adaptive Circuit Design Using Independently Biased Back-Gated Double-Gate MOSFETS
    Kim, Jaeyoon
    Solomon, Paul Michael
    Tiwari, Sandip
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (04) : 806 - 819
  • [9] Design of the Two-Core x86-64 AMD "Bulldozer" Module in 32 nm SOI CMOS
    McIntyre, Hugh
    Arekapudi, Srikanth
    Busta, Eric
    Fischer, Timothy
    Golden, Michael
    Horiuchi, Aaron
    Meneghini, Tom
    Naffziger, Samuel
    Vinh, James
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (01) : 164 - 176