共 26 条
[1]
[Anonymous], VLSI T
[4]
Heterogeneous integration of enhancement mode In0.7Ga0.3As quantum well transistor on silicon substrate using thin (≤ 2 gm) composite buffer architecture for high-speed and low-voltage (0.5V) logic applications
[J].
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2,
2007,
:625-+
[6]
Kim S.H., 2010, IEDM, P596
[10]
Lin D., 2009, IEEE International Electron Device Meeting, P327