A High-Performance Bidirectional Architecture for the Quasi-Comparison-Free Sorting Algorithm

被引:3
作者
Chen, Wei-Ting [1 ]
Chen, Ren-Der [2 ]
Chen, Pei-Yin [1 ]
Hsiao, Yu-Che [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Digital Integrated Circuit Design Lab, Tainan 70101, Taiwan
[2] Natl Changhua Univ Educ, Dept Comp Sci & Informat Engn, Changhua 500, Taiwan
关键词
Sorting; Indexes; Computer architecture; Registers; Hardware; Arrays; Complexity theory; hardware; bidirectional; very large-scale integration (VLSI); HIGH-THROUGHPUT; DESIGN;
D O I
10.1109/TCSI.2020.3048955
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a high-performance bidirectional architecture for the quasi-comparison-free sorting algorithm. Our architecture improves the performance of the conventional unidirectional architecture by reducing the total number of sorting cycles via bidirectional sorting along with two auxiliary methods. Bidirectional sorting allows the sorting tasks to be conducted concurrently in the high- and low-index parts of our architecture. The first auxiliary method is boundary finding, which shortens the range for index searching by finding the boundaries of the range. The second auxiliary method is queue storing, which stores each useful index in a queue in advance to reduce the number of miss cycles during index searching. The performance of our architecture highly depends on the distribution of input data. For each set of input data to be sorted, five Gaussian distributions of the input data and four standard derivations for each distribution were adopted in our experiments. The results show that at the expense of some additional area cost, the number of sorting cycles and the energy consumption are significantly reduced by our method.
引用
收藏
页码:1493 / 1506
页数:14
相关论文
共 26 条
  • [1] An Efficient O(N) Comparison-Free Sorting Algorithm
    Abdel-Hafeez, Saleh
    Gordon-Ross, Ann
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (06) : 1930 - 1942
  • [2] Batcher K. E., 1968, P APR 30 MAY 2 1968, P307, DOI DOI 10.1145/1468075.1468121
  • [3] Implementation of a High-Throughput Modified Merge Sort in MIMO Detection Systems
    Chang, Robert Chen-Hao
    Wei, Ming-Fan
    Chen, Hung-Lieh
    Lin, Kuang-Hao
    Chen, Hou-Ming
    Gao, Yu-Ya
    Lin, Shih-Chun
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (09) : 2730 - 2737
  • [4] Chen Hongyan, 2017, 2017 IEEE 2nd International Conference on Big Data Analysis (ICBDA), P94, DOI 10.1109/ICBDA.2017.8078784
  • [5] Relaxed K-Best MIMO signal detector design and VLSI implementation
    Chen, Sizhong
    Zhang, Tong
    Xin, Yan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (03) : 328 - 337
  • [6] A Hybrid Pipelined Architecture for High Performance Top-K Sorting on FPGA
    Chen, Weijie
    Li, Weijun
    Yu, Feng
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (08) : 1449 - 1453
  • [7] Sorter based permutation units for media-enhanced microprocessors
    Dimitrakopoulos, Giorgos
    Mavrokefalidis, Christos
    Galanopoulos, Kostas
    Nikolos, Dimitris
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (06) : 711 - 715
  • [8] Dong S., 2009, 2009 2nd International Congress on Image and Signal Processing, P1
  • [9] Modular Design of High-Throughput, Low-Latency Sorting Units
    Farmahini-Farahani, Amin
    Duwe, Henry J., III
    Schulte, Michael J.
    Compton, Katherine
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (07) : 1389 - 1402
  • [10] An FPGA-Based Fully Synchronized Design of a Bilateral Filter for Real-Time Image Denoising
    Gabiger-Rose, Anna
    Kube, Matthias
    Weigel, Robert
    Rose, Richard
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (08) : 4093 - 4104