Analysis of the Extra Delay on Interconnects Caused by Resistive Opens and Shorts

被引：2
|
作者：
Maqueda, Pablo [1 ]
Rius, Josep [1 ]
机构：
[1] Univ Politecn Cataluna, Dept Elect Engn, E-08028 Barcelona, Spain
来源：
2009 15TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM | 2009年
关键词：
EXPRESSIONS; CROSSTALK;
D O I：
10.1109/IOLTS.2009.5196016
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The paper presents an analytical solution for the delay introduced by opens and shorts on RC interconnects. Starting from the set of PDEs that defines the dynamics of such lines, complete solutions are found. Compact expressions for the delay, derived from the complete solutions, show an excellent agreement when compared with simulations, for realistic values of interconnect parameters, driver resistance and an arbitrary values and place of the defect. This information is useful for testing of such interconnects.
引用
收藏
页码：208 / 209
页数：2
相关论文
共 50 条
  • [31] Worst-case Delay Analysis Considering the Variability of Transistors and Interconnects
    Fukuoka, Takayuki
    Tsuchiya, Akira
    Onodera, Hidetoshi
    ISPD'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2007, : 35 - 41
  • [32] Crosstalk Delay and Stability Analysis of MLGNR Interconnects on Rough Surface Dielectrics
    Sanaeepur, Majid
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 1181 - 1187
  • [33] Analysis of Resistive Bridge Defect Delay Behavior in the Presence of Process Variation
    Zhong, Shida
    Khursheed, Saqib
    Al-Hashimi, Bashir M.
    Reddy, Sudhakar M.
    Chakrabarty, Krishnendu
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 389 - 394
  • [34] Analysis of Propagation Delay for Bundled SWCNT and Bundled MWCNT in Global VLSI Interconnects
    Majumder, Manoj Kumar
    2017 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM - FALL (PIERS - FALL), 2017, : 2145 - 2151
  • [35] Analysis of Crosstalk Delay and Area for MWNT and Bundled SWNT in Global VLSI Interconnects
    Majumder, Manoj Kumar
    Pandya, Nisarg D.
    Kaushik, B. K.
    Manhas, S. K.
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 291 - 297
  • [36] Signal integrity and propagation delay analysis using FDTD technique for VLSI interconnects
    Sharma, Devendra Kumar
    Kaushik, Brajesh Kumar
    Sharma, R. K.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (01) : 300 - 306
  • [37] Signal integrity and propagation delay analysis using FDTD technique for VLSI interconnects
    Devendra Kumar Sharma
    Brajesh Kumar Kaushik
    R. K. Sharma
    Journal of Computational Electronics, 2014, 13 : 300 - 306
  • [38] Analysis of Propagation Delay in Mixed Carbon Nanotube Bundle as Global VLSI Interconnects
    Das, Pankaj Kumar
    Majumder, Manoj Kumar
    Kaushik, B. K.
    Dasgupta, S.
    2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 118 - 121
  • [39] An Electrical Model for the Fault Simulation of Small Delay Faults Caused by Crosstalk Aggravated Resistive Short Defects
    Houarche, N.
    Comte, M.
    Renovell, M.
    Czutro, A.
    Engelke, P.
    Polian, I.
    Becker, B.
    2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 21 - +
  • [40] Crosstalk analysis of simultaneously switching coupled interconnects driven by unipolar inputs through heterogeneous resistive drivers
    Kaushik, B. K.
    Sarkar, S.
    Agarwal, R. P.
    Joshi, R. C.
    THIRD INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES 2007, PROCEEDINGS, 2007, : 279 - +
12345