Analysis of the Extra Delay on Interconnects Caused by Resistive Opens and Shorts

被引：2
|
作者：
Maqueda, Pablo [1 ]
Rius, Josep [1 ]
机构：
[1] Univ Politecn Cataluna, Dept Elect Engn, E-08028 Barcelona, Spain
来源：
2009 15TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM | 2009年
关键词：
EXPRESSIONS; CROSSTALK;
D O I：
10.1109/IOLTS.2009.5196016
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The paper presents an analytical solution for the delay introduced by opens and shorts on RC interconnects. Starting from the set of PDEs that defines the dynamics of such lines, complete solutions are found. Compact expressions for the delay, derived from the complete solutions, show an excellent agreement when compared with simulations, for realistic values of interconnect parameters, driver resistance and an arbitrary values and place of the defect. This information is useful for testing of such interconnects.
引用
收藏
页码：208 / 209
页数：2
相关论文
共 50 条
  • [21] Delay analysis of buffer inserted sub-threshold interconnects
    Dhiman, Rohit
    Chandel, Rajeevan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 90 (02) : 435 - 445
  • [22] Crosstalk And Delay Time Analysis Of High Density Interconnects On LTCC Substrate
    Orlandi, A.
    Antonini, G.
    Moca, C.
    Scogna, A. Ciccomancini
    2006 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1-3, PROCEEDINGS, 2006, : 686 - 691
  • [23] Analysis of Crosstalk Delay and Power Dissipation in Mixed CNT Bundle Interconnects
    Majumder, Manoj Kumar
    Kaushik, B. K.
    Manhas, S. K.
    Kumar, Jainender
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, DEVICES AND INTELLIGENT SYSTEMS (CODLS), 2012, : 361 - 364
  • [24] Modelling and delay analysis of on-chip differential carbon nanotube interconnects
    Cheng, Zi-Han
    Zhao, Wen-Sheng
    Wang, Da-Wei
    Wang, Jing
    Dong, Linxi
    Wang, Gaofeng
    MICRO & NANO LETTERS, 2019, 14 (05) : 505 - 510
  • [25] A novel MRTD model for signal integrity analysis of resistive driven coupled copper interconnects
    Rebelli, Shashank
    Nistala, Bheema Rao
    COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2018, 37 (01) : 189 - 207
  • [26] Analysis of delay from step response based on stretchable flexible interconnects
    Jiachen Li
    Baoxing Duan
    Ziming Dong
    Yintang Yang
    Science China Information Sciences, 2018, 61
  • [27] Analysis of delay from step response based on stretchable flexible interconnects
    Jiachen LI
    Baoxing DUAN
    Ziming DONG
    Yintang YANG
    Science China(Information Sciences), 2018, 61 (10) : 288 - 298
  • [28] Analysis of Mixed CNT Bundle Interconnects: Impact on Delay and Power Dissipation
    Majumder, Manoj Kumar
    Kaushik, B. K.
    Manhas, S. K.
    2012 5TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC), 2012,
  • [29] Analysis of delay from step response based on stretchable flexible interconnects
    Li, Jiachen
    Duan, Baoxing
    Dong, Ziming
    Yang, Yintang
    SCIENCE CHINA-INFORMATION SCIENCES, 2018, 61 (10)
  • [30] Delay and slew analysis of VLSI interconnects using difference model approach
    Ravindra, J. V. R.
    Srinivas, M. B.
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1055 - 1057
12345