High-crosstalk robustness transmission line interconnect in si LSI using zero-crosstalk structurea

被引:0
作者
Kimura, Makoto [1 ]
Ito, Hiroyuki [1 ]
Sugita, Hideyuki [1 ]
Okada, Kenichi [1 ]
Masu, Kazuya [1 ]
机构
[1] Tokyo Inst Technol, Integrated Res Inst, Midori Ku, 4259-R2-17 Nagatsuta, Yokohama, Kanagawa 2268503, Japan
来源
10TH IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS | 2006年
关键词
D O I
10.1109/SPI.2006.289157
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a novel bus line structure using differential transmission lines, which equips high-density and high crosstalk-robustness. The feasibility of this structure is discussed from results of two-dimensional electromagnetic simulation and time-domain measurement. Measurement results show that the bus line has higher crosstalk robustness than that of the conventional co-planar line. The bus line can reduce effective density of 55 % as compared with the conventional coplanar line.
引用
收藏
页码:153 / +
页数:2
相关论文
共 8 条
[1]  
[Anonymous], 2005, INT TECHNOLOGY ROADM
[2]  
BAKOGLU HB, 1995, CIRCUITS INTERCONNEC, pCH5
[3]   Common-mode backchannel signaling system for differential high-speed links [J].
Ho, A ;
Stojanovic, V ;
Chen, F ;
Werner, C ;
Tsang, G ;
Alon, E ;
Kollipara, R ;
Zerbe, J ;
Horowitz, MA .
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, :352-355
[4]   On-chip transmission line for long global interconnects [J].
Ito, H ;
Inoue, J ;
Gomi, S ;
Sugita, H ;
Okada, K ;
Masu, K .
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, :677-680
[5]  
Ito H, 2004, IEICE T ELECTRON, VE87C, P942
[6]   4 Gbps on-chip interconnection using differential transmission line [J].
Ito, Hiroyuki ;
Sugita, Hideyuki ;
Okada, Kenichi ;
Masu, Kazuya .
2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, :417-420
[7]  
KIMURA M, 2005, ADV MET C 2005 15 AS, P56
[8]  
Sugita H, 2004, ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), P165